

1814 2012 2003 28010 28010 28110 2814 2814 2814 2814 2816 2816 2816 2816 2816 2816 2816 2816	PAL <sup>®</sup> /PLE <sup>™</sup> Programmable Logic Handbook	
0196 20X10 20X10 20X8 20X8 20X8 20X8 20X8 20X8 20X8 20X	Logic Symbols 24 Pin PAL/HAL Devices 2-10 Logic Symbols MedaPAL Device	
20510 24 20510 24 20754	PAL® Device Introduction	1
20958	PAL/HAL® Device Specifications	2
84832 Pulgramman/Development System	PAL Device Applications	3
Part Configurations	Logic Tutorial	4
	PALASM® Software Syntax	E
PAL DEVICE APPLICATIONS	PLE <sup>™</sup> Circuit Introduction	
	PLE Circuit Specifications	F
	PLE Circuit Applications	5
	Article Reprints	
<ul> <li>B. Synchronous Applications</li> <li>B. Basic Rip-Flops</li> <li>B. Basic Rip-Flops</li> <li>B. Basic Rip-flops</li> <li>B. Basic Register</li> <li>B. Ho-Bit Register</li> <li>B. Addresskible Register</li> <li>M. Traffic Signal Controllier</li> </ul>	Representatives/Distributors	10
* PAL®, HAL®, PALASM® and SKINNYDIP® are registered trademarks of M PLE", MegaPAL", ZHAL" and SMAC" are trademarks of Monolithic Mer	Monolithic Memories.	
- Copyright 1976, 1961, 1963, 1965 Monolithic Memories Inc. • 2175 Mis	sion College Blvo. • Santa Clara, CA 95054-1592 • (408) 970-9700 • (910) 339-9220	

### **Table of Contents**

THE PAL DEVICE INTRODUCTION	1-5
THE PAL/HAL DEVICE SPECIFICATIONS	2-1
Table of Contents for Section 2	2-2
The PAL/HAL Device Specifications	2-3
Performance Chart	2-5
Logic Symbols 20 Pin PAL/HAL Devices	2-8
Logic Symbols 24 Pin PAL/HAL Devices	2-10
Logic Symbols MegaPAL Device	2-12
10H8, 12H6, 14H4, 16H2, 16C1, 10L8,	
12L6, 14L4, 16L2	2-13
Fast Series 24A	1
20L8A, 20R8A, 20R6A, 20R4A	2-14
12L10. 14L8. 16L6. 18L4. 20L2. 20C1	2-15
Standard PAL/HAL Device Series 20	
16L8, 16R8, 16R4, 16X4, 16A4	2-16
Standard PAL/HAL Device Series 24	0.17
Fast PAL/HAL Device Seriese 20A 20AP	2-17
16L8A, 16R8A, 16R6A, 16R4A, 16P8A, 16RP8A,	
16RP6A, 16RP4A	2-18
Half-Power Series 20-2	
10L8-2, 12L6-2, 14L4-2, 16L2-2	2-19
Half-Power Series 20A-2	
16L8A-2, 16R8A-2, 16R6A-2, 16R4A-2	2-20
161 8A-4 16B8A-4 16B6A-4 16B4A-4	2-21
PAL20RA10 Device	2-22
Series 24RS, 20S10, 20RS10, 20RS8, 20RS4	2-23
PAL32R16, HAL32R16	2-24
PAL/HAL Device	2-20
Switch Waveforms	2-27
Output Register PRELOAD Series 20AP	2-27
	2-21
10H8	0.00
12H6	2-20
14H4	2-30
16H2	2-31
101.8	2-32
12L6	2-34
16L8	2-35
16R4	2-36
16L2	2-37
16R8	2-39
16R6	2-40
16A4	2-41
16P8	2-43
16RP8	2-44
16RP6	2-45
12L10	2-40
14L8	2-48

	101.0	0 40
	10L0	2-49
	18L4	2-50
	20L2	2-51
	20C1	2-52
	20L10	2-53
	20L8	2-54
	20R8	2-55
	2086	2-56
	2084	2-57
	20110	2.59
	20/10	2-30
	20.88	2-59
	20X4	2-60
	20RA10	2-61
	20S10	2-62
	20RS4	2-63
	20RS8	2-64
	20RS10	2-65
	32R16	2-66
	6/R32	2-67
	04102	2-01
21	rogrammer/Development System	2-68
D	ie Configurations	
	PAL20BA10	2-68
	PAL 32B16	2-69
	PA1 6/P32	2-60
	FAL04N02	2-09

PAL DEVICE APPLICATIONS           Table of Contents for Section 3           A Work Session Using PALASM2 Menu	. 3-1 . 3-2 . 3-3
A. Combinational Applications         1. Basic Gates (Positive Logic)         2. Basic Gates (Negative Logic)         3. 4 to 16 Decoder         4. PC I/O Mapper         5. Multiplexers 4:1 Multiplier         6. Octal Comparator         7. 3 to 8 Demultiplexer         8. Octal Latch	3-7 3-7 3-9 3-10 3-11 3-13 3-14 3-15
B. Synchronous Applications         9. Basic Flip-Flops         10. 9-Bit Register         11. 10-Bit Register         12. 16-Bit Barrel Shifter         13. Addressable Register         14. Traffic Signal Controller         15. Memory Handshake Logic	3-16 3-17 3-18 3-19 3-21 3-23 3-25
C. Counter Applications         16. 4-Bit Counter         17. 8-Bit Counter         18. 9-Bit Counter         19. 10-Bit Counter         20. 5-Bit Up Counter         21. 5-Bit Down Counter	3-27 3-28 3-29 3-30 3-31 3-33
D. Asynchronous Applications 22. 7-Bit I/O Port with Handshake Logic 23. Serial Data Link 24. Interrupt Controller E. Video Frame Grabber	3-35 3-37 3-40 3-44



### **Table of Contents (cont.)**

LOG	IC TUTORIAL	4-1
l able d	of Contents for Section 4	4-2
1.0 Bo	olean Algebra	12
58-9-0		4-0
1.2		4-3
1.3	Precedence	4-3
1.4	Associativity and Commutativity	4-4
1.5	Postulates and Theorems	4-4
	1.5.1 Duality	4-4
	1.5.2 Using Truth TAbles	4-4
	1.5.3 Complement of a Boolean Function	4-4
1.6	3 Algebra Simplification	4-5
	1.6.1 SOF and POS	4-5
	1.6.2 Canonical Forms	4-5
	1.6.3 Conversion Between Canonical Forms	4-6
2.0 Bi	nary Systems	
01-2.1	Base Conversion	4-7
	2.1.1 Base 2 to Base 10 Conversion	4-7
	2.1.2 Base 10 to Base 2 Conversion	4-7
	2.1.3 Base 2 to Base 8	4-7
22	Simplicity of Binary Arithmetic	4-7
	2.2.1 1's Complement	4-7
	2.2.2 Subtraction with 1's Complement	4-8
	2.2.3 2's Complement	4-8
	2.2.4 Subtraction with 2's Complement	4-8
0.0 1/-	Speed Bipolar PROMa Find Now	
3.0 Ka	irnaugh Map	10
3.1	Karnaugh Map Technique	4-9
	3.1.1 Karnaugh Map Reading Procedure	4-9
	3.1.2 Karnaugh Map Matrix Labels	4-9
	3.1.3 Karnaugh Map Examples	4-9
4.0 Co	ombinational Logic	
4.1	Introduction	4-10
4.2	2 Combinational Logic	4-10
4.3	3 NAND and NOR gates	4-11
4.4	Multiplexers	4-12
4.5	Decoders	4-13
4.6	3 Magnitude Comparator	4-15
4.7	' Adder	4-15
4.8	3 Hazard	4-18
5.0 Se	quential Logic	
5.1	Introduction	4-20
5.2	2 Latches	4-20
	5.2.1 RS Latch	4-20
	5.2.2 D Latch	4-21
	5.2.3 JK Latch	4-22
	5.2.4 T Latch	4-22
5.3	3 Flip-Flops	4-22
	5.3.1 Characteristic Equations	4-22
5.4	Designing Sequential Logic	4-23
	5.4.1 Transition Tables	4-23
	5.4.2 State Tables and State Diagrams	4-23
	5.4.3 Design Examples	4-24
5.5	o Counters	4-28

PALASM® SOFTWARE SYNTAX 5-1	
able of Contents for Section 5 5-2	2
Introduction	3
Structure of PAL Device Design Specifications 5-5	5
Section 1: Declaration Section 5-6	ŝ
Section 2: Functional Description 5-8	3
Section 3: Simulation 5-13	3
Simulation Syntax Overview 5-14	ŧ
Details of the Simulation Syntax 5-14	ł

П

PLE™ CIRCUIT INTRODUCTION       6-1         Table of Contents for Section 6       6-2         An Introduction to Programmable Logic Elements       6-3
PLE CIRCUIT SPECIFICATIONS7-1Table of Contents for Section 77-2PLE Device to PROM Cross Reference7-3Programmable Logic Element PLE Device Family7-4PLE Device Selection Guide7-4PLE Device Means Programmable Logic Element7-5Registered PLE Devices7-6PLE Logic Symbols7-7PLE Family Specifications7-9PLE9R8 Specifications7-11PLE10R8, 11RA8, 11RS87-13PLE Device Family Switching Test Load7-14Definition of Timing Diagram7-14PLE Device Family Programming Instructions7-15
PLE Device Family Block Diagrams
PLE5P8/A /-1/
PLE0P4 7-17 PI E8P8 7-17
PI E9P4 7-17
PLE9P8
PLE10P4
PLE10P8
PLE11P4 7-18
PLE11P8 7-19
PLE12P4 7-19
PLE12P8 7-19
PLE9R8
PLE10R8
PLE11HA8
PLETIKS8
PLE Device Programmer Reference Chart

### Table of Contents (cont.)

PLE CIRCUIT APPLICATIONS	1
Table of Contents for Section 8 8-	2
Random Logic Replacement	~
Basic Gates	3
Memory Address Decoder 8-	6
6-Bit True/Complement and Clear/Set	~
Logic Functions	0
Expandable 3-to-8 Demultiplexer	2
Dual 2:1 Multiplexer 8-1	4
Quad 2:1 Multiplexer with Polarity Control	5
Hexadecimal to Seven Segment Decoder	1
5-Bit Binary to BCD Converter	0
4-Bit BCD to Gray Code to PCD Converter	2
4-Bit Gray Code to BCD Converter	3
O-Bit Priority Encoder     A Bit Magnitude Comparator	4
6-Bit Magnitude Comparator	7
4-Bit Magnitude Comparator with	1
Polarity Control	0
8-Bit Barrel Shifter	0
4-Bit Bight Shifter with Programmable	0
Output Polarity 8-3	3
8-Bit Two's Complement Conversion 8-3	6
A portion of Timing Generator for PAL	0
Array Programming	8
, , , , , , , , , , , , , , , , , , , ,	
Timing Generator for PAL Security	
Timing Generator for PAL Security Fuse Programming	1
Timing Generator for PAL Security Fuse Programming	1
Timing Generator for PAL Security Fuse Programming	1 4 5
Timing Generator for PAL Security Fuse Programming	1 4 5 6
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4	1 4 5 6 8
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5	1 4 5 6 8
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical	1 4 5 6 8 1
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5	1 4 5 6 8 1
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-4         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-4         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-4         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-4         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       8-5         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7
Timing Generator for PAL Security       8-4         Fuse Programming       8-4         Fast Arithmetic Look-up Table       8-4         4-Bit Multiplier Look-up Table       8-4         ARC Tangent Look-up Table       8-4         Hypotenuse of a Right Triangle Look-up Table       8-4         Perimeter of a Circle Look-up Table       8-5         Period of Oscillation for a Mathematical       9         Pendulum Look-up Table       8-5         Arithmetic Logic Unit       8-5         Arithmetic Logic Unit       8-5	1 4 5 6 8 1 4 7

Wallace Tree Compression	8-58
Seven 1-Bit Integer Row Partial Products Adder	8-60
Five 2-Bit Integer Row Partial Products Adder	8-61
Four 3-Bit Integer Row Partial Products Adder	8-62
Three 4-Bit Integer Row Partial Products Adder	8-63
Residue Arithmetic Using PLE Devices	8-64
Distributed Arithmetic Using PLE Devices	8-70
Registered PLE Devices in Pipelined Arithmetic	8-72

5.2 Using Truth TAbles ...

ARTICLE REPRINTS	1
Table of Contents for Section 9 9-2	2
Testing Your PAL Devices	3
PAL20RA10 Design for Testability	в
PAL Design Function and Test Vectors 9-10	С
Metastability	3
Fast 64x64 Multiplication Using 16x16 Flow-	
Through Multiplier and Wallace Trees	7
High-Speed PROMs with On-Chip Registers	
and Diagnostics	9
Diagnostic Devices and Algorithms for	
Testing Digital Systems 9-4	1
A Copiler for Programmable Logic in FORTH 9-53	3
High-Speed Bipolar PROMs Find New	
Applications as Programmable Logic Elements 9-62	2
ABEL <sup>™</sup> a Complete Design Tool for	
Programmable Logic 9-69	Э
CUPL™ the Universal Compiler for	
Programmable Logic 9-73	3

REPRESENTATIVE/DISTRIBUTORS ..... 10-2

#### **PAL Device Introduction**

he PAL Circuit — Teaching Old



wed OH array, since the sum of products form can express an boolean transfer function, the PAL circuit uses are only lithilis by the number of terms evenistits in the AND - OH arrays. PA devices come in different sizes to allow for effective logi permisation.

Figure 1 shows the basic PAL circuit structure for a fwo-input, one-putput logic segment. The general logic equation for this segment is:

 $h(t_1+t_2)(t_2+t_3)(t_3+t_3)(t_2+t_4) +$ 

 $(l_1+l_5)(l_1+l_6)(l_2+l_7)$   $(l_2+l_8)$ 

where the "" terms represent the state of the lusible links in the PAL AND array. An unblown link represents a logic 1, Thus,

fuse blown, f = 0

1 = 1,108101 BSU

An unprogrammed PAL eincust has all fuses intent

## **The PAL® Concept**

Monolithic Memories' family of PAL devices gives designers a powerful tool with unique capabilities for use in new and existing logic designs. The PAL circuit saves time and money by solving many of the system partitioning and interface problems brought about by increases in semiconductor device technology.

Rapid advances in large-scale integration technology have led to larger and larger standard logic functions; single I.C.s now perform functions that formerly required complete circuit cards. While LSI offers many advantages, advances have been made at the expense of device flexibility. Most LSI devices still require large numbers of SSI/MSI devices for interfacing with user systems. Designers are still forced to turn to random logic for many applications.

In Figure 2 has been informally adopted by integrated creatility manufacturers because it clearly establishes a one-to-008 correspondence between the chip layout and the topic diagram, if also allows the logic diagram and truth able to be combined into a compact and easy to read form, thereby serving as a convenient shorthand for PAL discurts. The two Input- one outout asampts from Figure 1 refrawn using the new logic con-

\* PAL®, HAL® and SKINNYDIP® are registered trademarks of Monolithic Memories.

Monolithic

The designer is confronted with another problem when a product is designed. Often the function is well defined and could derive significant benefits from fabrication as an integrated circuit. However, the design cycle for a custom circuit is long and the costs can be very high. This makes the risk significant enough to deter most users. The technology to support maximum flexibility combined with fast turnaround on custom logic has simply not been available. Monolithic Memories offers the programmable solution.

The PAL device family offers a fresh approach to using fuse programmable logic. PAL circuits are a conceptually unified group of devices which combine programmable flexibility with high speed and an extensive selection of interface options. PAL devices can lower inventory, cut design cycles and provide high complexity with maximum flexibility. These features, combined with lower package count and high reliability, truly make the PAL circuit a designer's best friend.

- 353 hour - 7341

The PAL device implements the familiar aum of products logic by using a programmable AND array whoes output terms (asd p F

(

The PAL Circuit — Teaching Old PROMs New Tricks



Monolithic Memories developed the modern PROM and introduced many of the architectures and techniques now regarded as industry standards. As a major PROM manufacturer, Monolithic Memories has the proven technology and high volume production capability required to manufacture and support the PAL device.

The PAL circuit is an extension of the fusible link technology pioneered by Monolithic Memories for use in bipolar PROMs. The fusible link PROM first gave the digital systems designer the power to "write on silicon." In a few seconds he was able to transform a blank PROM from a general purpose device into one containing a custom algorithm, microprogram, or Boolean transfer function. This opened up new horizons for the use of PROMs in computer control stores, character generators, data storage tables and many other applications. The wide acceptance of this technology is clearly demonstrated by today's multimillion dollar PROM market.

The key to the PROM's success is that it allows the designer to quickly and easily customize the chip to fit his unique requirements. The PAL circuit extends this programmable flexibility by utilizing proven link technology to implement logic functions. Using PAL circuits the designer can quickly and effectively implement custom logic varying in complexity from random gates to complex arithmetic functions.

### **ANDs and ORs**

The PAL device implements the familiar sum of products logic by using a programmable AND array whose output terms feed a fixed OR array. Since the sum of products form can express any Boolean transfer function, the PAL circuit uses are only limited by the number of terms available in the AND - OR arrays. PAL devices come in different sizes to allow for effective logic optimization.

Figure 1 shows the basic PAL circuit structure for a two-input, one-output logic segment. The general logic equation for this segment is:

Dutput = 
$$(I_1 + \overline{f_1})(\overline{I_1} + \overline{f_2})(I_2 + \overline{f_3})(\overline{I_2} + \overline{f_4}) + (I_1 + \overline{f_5})(\overline{I_1} + \overline{f_6})(I_2 + \overline{f_7})(\overline{I_2} + \overline{f_8})$$

where the "f" terms represent the state of the fusible links in the PAL AND array. An unblown link represents a logic 1. Thus,

fuse blown, f = 0

fuse intact, f = 1

An unprogrammed PAL circuit has all fuses intact.



designers a powerful tool Figure 1 ool where a science designer is a set of use in new constraints and the set of the set

### **PAL Circuit Notation**

Logic equations, while convenient for small functions, rapidly become cumbersome in large systems. To reduce possible confusion, complex logic networks are generally defined by logic diagrams and truth tables. Figure 2 shows the logic convention adopted to keep PAL logic easy to understand and use. In the figure, an "x" represents an intact fuse used to perform the logic AND function. (Note: the input terms on the common line with the x's are not connected together.) The logic symbology shown in Figure 2 has been informally adopted by integrated circuit manufacturers because it clearly establishes a one-to-one correspondence between the chip layout and the logic diagram. It also allows the logic diagram and truth table to be combined into a compact and easy to read form, thereby serving as a convenient shorthand for PAL circuits. The two input - one output example from Figure 1 redrawn using the new logic convention is shown in Figure 3.



### **PAL Device Introduction**



As a simple PAL logic example, consider the implementation of the transfer function:

Output =  $I_1\overline{I_2} + \overline{I_1}I_2$ 

The normal combinatorial logic diagram for this function is shown in figure 4, with the PAL logic equivalent shown in figure 5.



Using this logic convention it is now possible to compare the PAL structure to the structure of the more familiar PROM and PLA. The basic logic structure of a PROM consists of a fixed AND array whose outputs feed a programmable OR array (figure 6). PROMs are low-cost, easy to program, and available in a variety of sizes and organizations. They are most commonly

used to store computer programs and data. In these applications the fixed input is a computer memory address; the output is the contents of that memory location.



The basic logic structure of the PLA consists of a programmable AND array whose outputs feed a programmable OR array (Figure 7). Since the designer has complete control over all inputs and outputs, the PLA provides the ultimate flexibility for implementing logic functions. They are used in a wide variety of applications. However, this generality makes PLAs expensive, quite formidable to understand, and costly to program (they require special programmers).

The basic logic structure of the PAL circuit, as mentioned earlier, consists of a programmable AND array whose outputs feed a fixed OR array (Figure 8). The PAL circuit combines much of the flexibility of the PLA with the low cost and easy programmability of the PROM. Table 1 summarizes the characteristics of the PROM, PLA and PAL logic families.







The basic logic structure of the ML circuit, as mentioned earher, consists of a programmable AND array whose outputs feed a fixed OR array (Figure 8). The PAL circuit combines much of the fiexibility of the PLA with the low cost and early programmability of the PROM. Fable 1 summarizes the characteristics of the PROM. PLA and FAL locid families. Using this logic convention it is now possible to compare the PAL structure to the structure of the more familiar PROM and PLA. The basic togic structure of a PROM consists of a fixed AND array whose outputs lead a programmable OR array (figure 6). PROMs are low-cost, easy to program, and excitable in a variety of sizes and organizations. They are most commonly

PART		OUTDUT	PROG.	OUTPUT	FEEDBACK	FUNCTIONS	PE	RF	OR	MAN	CE
NO.	INPUT	OUTPUT	I/O'S	POLARITY	REGISTER	FUNCTIONS	STD	A	-2	A-2	A-4
10H8	10	8			AND-OR	AND-OR Gate Array	Х		X		
12H6	12	6		1.1.1.1.1	AND-OR	AND-OR Gate Array	Х		X		1
14H4	14	4			AND-OR	AND-OR Gate Array	X		X		
16H2	16	2			AND-OR	AND-OR Gate Array	Х		X		
16C1	16	2			BOTH <sup>1</sup>	AND-OR/NOR Gate Array	X		X		
10L8	10	8			AND-NOR	AND-OR Invert Gate Array	X		X		-
12L6	12	6		o PAL array a	AND-NOR	AND-OR Invert Gate Array	X	223	X		100.2
14L4	14	4		en the three	AND-NOR	AND-OR Invert Gate Array	X	pid	X		feat
161.2	16	2		nertwy when	AND-NOR	AND-OR Invert Gate Array	X	qti	X		elda
121 10	12	10		lis of been a	AND-NOR	AND-OR Invert Gate Array	X	110	hid	silth	ntric
141.8	14	8		e bidirection	AND-NOR	AND-OR Invert Gate Array	X	111	of		i mi
161.6	16	6		tation serial	AND-NOR	AND-OB Invert Gate Array	X	138	no		0.80
181 /	18	4		inter grane	AND-NOR	AND-OB Invert Gate Array	X				
201.2	20	4			AND-NOR	AND-OR Invert Gate Array	X				
2002	20	2			BOTH1	AND-OR/NOR Gate Array	X				1.11
1010	20	2				AND OR Invert Cate Array	^	V		v	
1010	10	2	0		AND NOR	AND OR Invert Gate Array		1		^	^
2018	14	2	0		AND-NOR	AND OR Invert Gate Array	V	^			
20110	12	2	8		AND-NOR	AND OR Invert Gate Array	^				
16R8	8	8		8	AND-NOR	w/Regs		X	2	Х	X
16R6	8	6	2	6	AND-NOR	AND-OR Invert Gate Array w/Regs		X		х	X
16R4	8	4	4	4	AND-NOR	AND-OR Invert Gate Array		x		x	X
2088	12	8		nied og notil	AND-NOR	AND-OR Invert w/Regs	NUO.	X	0.3		00
2086	12	6	200	6	AND-NOR	AND-OB Invert w/Regs		X		See 13	
2084	12	1	amorna at the	4	AND-NOR	AND-OB Invert w/Begs	1.32131	X	0.2	15291 33	11101
20114	10	10	nogo based noon	10 10	AND-NOR	AND-OR-YOR Invert w/Regs	X	1	200	0.061	N.S.I.S
20/10	10	10	e the PAL circu	lugino onigu	AND NOR	AND OR YOR Invert w/Regs	X	01	2.2	21012	12 53
2010	10	o dou		emme ong	AND NOR	AND OR YOR Invert w/Regs		1.2	NO IS	0.01003	Xs s
2084	10	toning brit	in skip shift	up, of unt do	AND NOR	AND OR YOR Invert w/Regs		12.0	10	e gate	a m
16A4	8	4	ensteigen entre 4	4 set	AND-NOR	AND-CARRY-OR-XOR	x				a an
1600	10	0	G	17.21	PROC2	AND OP Cate Array		V			
1000	10	2	0	0	PROG-	AND OR Cate Array W/Rese					
IORP8	8	8	0	8	PROG	AND OR Gate Array W/Hegs	ht	X			
16RP6	8	6	2	6	PROG <sup>2</sup>	AND-OR Gate Array w/Regs		X			
16RP4	8	4	4	4	PROG <sup>2</sup>	AND-OR Gate Array w/Regs	111	X			
0RA10	10		103	103	PROG <sup>2</sup>	Asynchronous Gate Array		X			
0RS10	10	-0 9-		10	PROG <sup>2</sup>	AND-OR Gate Array w/Regs	-	X			
20RS8	10	Station of the local division of the local d	2	8	PROG <sup>2</sup>	AND-OR Gate Array w/Regs		X			
20RS4	10		6	4	PROG <sup>2</sup>	AND-OR Gate Array w/Regs		X		st.	1
20S10	10		10		PROG <sup>2</sup>	AND-OR Gate Array		X			
32R16	16	16 <sup>3</sup>		16 <sup>3</sup>	PROG <sup>2</sup>	AND-OR Gate Array w/Regs		X			
64R32	32	32 <sup>3</sup>		32 <sup>3</sup>	PROG <sup>2</sup>	AND-OR Gate Array w/Regs		X			

### PAL Circuit Input/Output/Function/Performance Chart

ut bebbiote are success my pare

#### Table 2

<sup>1</sup>Simultaneous AND-OR and AND-NOR outputs

<sup>2</sup>Programmable active high or active low. i.e. AND-OR or AND-NOR

<sup>3</sup>Output can be registered or non-registered

### **PAL Circuits for Every Task**

### Logic Arrays

The members of the PAL family and their characteristics are summarized in Table 2. They are designed to cover the spectrum of logic functions at reduced cost and lower package count. This allows the designer to select the PAL circuit that best fits his application. PAL units come in the following basic configurations:

PAL logic arrays are available in sizes from 12x10 (12 input terms, 10 output terms) to 20x2, with both active high and active low output configurations available (Figure 9). This wide variety of input/output formats allows the PAL device to replace many different sized blocks of combinatorial logic with single packages.



#### **Programmable I/O**

A feature of the high-end members of the PAL family is programmable input/output. This allows the produt terms to directly control the outputs of the PAL circuit (Figure 10). One product term is used to enable the three-state buffer, which in turn gates the summation term to the output pin. The output is also fed back into the PAL array as an input. Thus the PAL circuit drives the I/O pin when the three-state gate is enabled; the I/O pin is an input to the PAL array when the three-state gate is disabled. This feature can be used to allocate available pins for I/O functions or to provide bidirectional output pins for operations such as shifting and rotating serial data.



#### **Registered Outputs with Feedback**

Another feature of the high end members of the PAL family is registered data outputs with registered feedback. Each product term is stored into a D-type output flip-flop on the rising edge of the system clock (Figure 11). The Q output of the flip-flop can then be gated to the output pin by enabling the active low three-state buffer.

In addition to being available for transmission, the Q output is fed back into the PAL array as an input term. This feedback allows the PAL circuit to "remember" the previous state, and it can alter its function based upon that state. This allows the designer to configure the PAL circuit as a state sequencer which can be programmed to execute such elementary functions as count up, count down, skip, shift, and branch. These functions can be executed by the registered PAL device at rates of up to 25 MHz.



### **XOR PAL Circuits**

These PAL devices feature an exclusive OR function. The sum of products is segmented into two sums which are then exclusive ORed (XOR) at the input of the D-type flip-flop (Figure 12). All of

the features of the Registered PAL circuits are included in the XOR PAL unit. The XOR function provides an easy implementation of the HOLD operation used in counters and other state sequencers.



### Programmable Output Polarity

The outputs can be programmed either active-low or activehigh. This is represented by the exclusive-or gates shown in Figure 13, PAL20RA10 Logic Diagram. When the output polarity fuse is blown, the lower input to the exclusive-or gate is high, so the output is active-high. Similarly, when the output polarity fuse is intact, the output is active-low. The programmable output polarity feature allows the user a higher degree of flexibility when writing equations.

#### **Programmable Clock**

programmed version of a PAL

One of the product lines in each group is connected to the clock. This provides the user with the additional flexibility of a programmable clock, so each output can be clocked independently of all the others. (See Figure 13.)

### Programmable Set and Reset

Two product lines are dedicated to asynchronous set and reset. If the set product line is high, the register output becomes a logic 1. If the reset product line is high, the register output becomes a logic 0. The operation of the programmable set and reset overrides the clock. (See Figure 13.)

## Individually Programmable Register Bypass

If both the set and reset product lines are high, the sum-ofproducts bypasses the register and appears immediately at the output, thus making the output combinatorial. This allows each output to be configured in the registered or combinatorial mode. (See Figure 13.)



used at any time to determine the logic pattern stored in the PAI array. For security, the PAI, array has a "last luee" which can b blown to disable the verification logic. This provides a significan deterrent to potential upplens, and it can be used to effectively protect proprietary declans.

#### **Product Term Sharing**

The basic configuration is sixteen product terms shared between two output cells. For a typical output pair, each product term can be used by either output; but, since product term sharing is



exclusive, a product term can be used by only one output, not both. If equations call for an output pair to use the same product term, two product terms are generated, one for each output. This should be taken into account when writing equations. PAL assemblers configure product terms automatically.



Figure 14

Monolithic III Memories

#### **Advanced PAL Circuit Features**

For 1985, a number of new features have been incorporated into the PAL family, including:

- Programmable output polarity for active high or active low operation encounter of betsoired on senil touborg ow i
- Register preload which allows complete functional testing
- · Product term sharing\*, a feature making the number of product terms per output user-determinable
- Register bypass facilitating registered or combinatorial outputs
- Asynchronous clocks, sets, resets and output enables
- A full description of each function is given on page 5-17.

#### PAL Device Programming

PAL devices can be programmed in most standard PROM programmers with the addition of a PAL personality card. The PAL circuit appears to the programmer as a PROM. During programming half of the PAL device outputs are selected for programming while the other outputs and the inputs are used for addressing. The outputs are then switched to program the other locations. Verification uses the same procedure with the programming lines held in a low state.

### **PALASM** Software (PAL Device Assembler)

PALASM software is used to define, simulate, build and test PAL device units. PALASM software accepts the PAL circuit Design Specification as an input file. It verifies the design against an optional function table and generates the fuse plot which is used to program the PAL devices. Presently, PALASM software is being replaced by its successor: PALASM2 software. PALASM2 software has added features that simplify the task of defining and simulating PAL Design Specifications.

#### HAL® Device (Hard Array Logic)

The HAL family is the mask-programmed version of a PAL circuit. The HAL circuit is to a PAL circuit just as ROM is to a PROM, A standard wafer is fabricated to the 6 mask. Then a custom metal mask is used to fabricate aluminum links for a HAL circuit instead of the programmable Ti-W fuse array used in a PAL circuit

The HAL device is a cost-effective solution for large quantities and is unique in that it is a gate array with a programmable prototype.

### **ZHAL Device** (Zero Power Hard Array Logic)

ZHAL devices are functionally identical to regular HAL devices but with the added feature of consuming zero standby power. This is highly desirable in portable digital equipment and lap-top computers. The behavior of the treatment of the or who is a discussion

### **PAL Circuit Technology**

PAL circuits are manufactured using the proven TTL Schottky bipolar Ti-W fuse process to make fusible-link PROMs. An NPN emitter follower array forms the programmable AND array. PNP inputs provide high impedance inputs (0.25 mA max) to the array. All outputs are standard TTL drivers with internal active pull-up transistors. Typical PAL circuit propagation delay time is less than 25 ns.

#### **PAL Device Data Security**

The circuitry used for programming and logic verification can be used at any time to determine the logic pattern stored in the PAL array. For security, the PAL array has a "last fuse" which can be blown to disable the verification logic. This provides a significant deterrent to potential copiers, and it can be used to effectively protect proprietary designs.







1-13

The PAL device part number is unique in that the part number code also defines the part's logic operation. The PAL device parts code system is shown below. For example, a PAL14L4CN would be a 14 input term, 4 output term, active-low PAL with a commercial temperature range packaged in a 20-pin plastic dip.



### PAL Circuit Logic Symbols

The logic symbols for each of the individual PAL devices gives a concise functional description of the PAL logic function. This symbol makes a convenient reference when selecting the PAL device that best fits a specific application. Figure 18 shows the logic symbol for a PAL10H8 gate array.

PAL10H8 20 1 2 19 3 18 4 17 5 16 AND GATE 6 15 ARRAY 7 14 8 13 9 12

Figure 16

11

Monolithic

### **A PAL Circuit Example**

10

As an example of how the PAL device enables the designer to reduce costs and simplify logic design, consider the design of a simple, high-volume consumer product: an electronic dice

volume, so it is essential that every possible production cost be minimized

The electronic dice game is simply constructed using a free running oscillator whose output is used to drive two asynchronous modulo six counters. When the user "rolls" the dice (presses a button), the current state of the counters is decoded and latched into a display resembling the pattern seen on an ordinary pair of dice.

A conventional logic diagram for the dice game is shown in Figure 15. (A detailed logic derivation is shown in the PAL device applications section of this handbook). It is implemented using standard TTL, SSI and MSI parts, with a total I.C. count of eight: six quad gate packages and two quad D-latches. Looks like a nice, clean logic design, right? Wrong!!

### **A PAL Circuit Goes to the Casino**

A brief examination of Figure 16 reveals two basic facts: first, the circuit contains mostly simple, combinatorial logic, and second, it uses a clocked state transition sequence. Remembering that the PAL device family contains ample provision for these features, the PAL device catalog is consulted. The PAL16R8 has all the required functions, and the entire logic content of the circuit can be programmed into a single PAL circuit shown in Figure 17.

In this example, the PAL circuit effected an eight-to-one package count reduction and a significant cost savings. This is typical of the power and cost-effective performance that the PAL family brings to logic design.



1-14

### **Advantages of Using PAL Circuits**



The PAL device has a unique place in the world of logic design. Not only does it offer many advantages over conventional logic, it also provides many features not found anywhere else. The PAL family:

- · Programmable replacement for conventional TTL logic.
- Reduces IC inventories substantially and simplifies their control.
- · Reduces chip count by at least 4 to 1.
- Expedites and simplifies prototyping and board layout.
- Saves space with 20-pin and 24-pin SKINNYDIP® packages.
- High speed: 15ns typical propagation delay.
- · Programmed on standard PROM programmers.
- Programmable three-state outputs.
- Special feature eliminates possibility of copying by competitors.

All of these features combine together to lower product development costs and increase product cost effectiveness. The bottom line is that PAL units save money.

### **Direct Logic Replacement**



In both new and existing designs the PAL circuit can be used to replace various logic functions. This allows the designer to optimize a circuit in many ways never before possible. The PAL circuit is particularly effective when used to provide interfaces required by many LSI functions. PAL circuit flexibility combined with LSI function density makes a powerful team.

#### **Design Flexibility**

The PAL circuit offers the systems logic designer a whole new world of options. Until now, the decision on logic system implementation was usually between SSI/MSI logic functions on one hand and microprocessors on the other. In many cases the function required is too awkward to implement the first way and too simple to justify the second. Now the PAL circuit offers the designer high functional density, high speed, and low cost. Even better, PAL devices come in a varity of sizes and functions, thereby further increasing the designer's options.

### **Space Efficiency**



By allowing designers to replace many simple logic functions with single packages, the PAL device allows more compact P.C. board layouts. The PAL space-saving 20-pin and 24-pin "SKINNYDIP" package helps to further reduce board area while simplifying board layout and fabrication. This means that many multi-card systems can now be reduced to one or two cards, and that can make the difference between a profitable success or an expensive disaster.

### Smaller Inventory

The PAL device family can be used to replace up to 90% of the conventional TTL family. This considerably lowers both shelving and inventory cataloging requirements. Even better, small custom modifications to the standard functions are easy for PAL device users, not so easy for standard TTL users





### **PAL Device Introduction**



The PAL device family runs faster or equal to the best of bipolar logic circuits. This makes the PAL circuit the ideal choice for most logical operations or control sequence which requires a medium complexity and high speed. Also, in many microcomputer systems, the PAL circuit can be used to handle high speed data interfaces that are not feasible for the microprocessor alone. This can be used to significantly extend the capabilities of the low-cost, low-speed NMOS microprocessors into areas formerly requiring high-cost bipolar microprocessors.

### **Easy Programming**

The members of the PAL device family can be quickly and easily programmed using standard PROM programmers. This allows designers to use PAL circuits with a minimum investment in special equipment. Many types of programmable logic, such as the FPLA, require an expensive, dedicated programmer.



The PAL device verification logic can be completely disabled by blowing out a special "last link." This prevents the unauthorized copying of valuable data, and makes the PAL circuit perfect for use in any application where data integrity must be carefully guarded.

#### Summary

The PAL device family of logic devices offers designers new options in the implementation of sequential and combinatorial logic designs. The family is fast, compact, flexible, and easy to use in both new and existing designs. It promises to reduce costs in most areas of design and production with a corresponding increase in product profitability.

# A Great Performer!







**Contants Section 2** 



### **Contents Section 2**

The PAL/HAL Device Specifications	2-1
Table of Contents for Section 2	2-2
The PAL/HAL Device Specifications	2-3
The PAL Device Input/Output/Function/	
Performance Chart	2-5
Logic Symbols 20 Pin PAL/HAL Devices	2-8
Logic Symbols 24 Pin PAL/HAL Devices	2-10
Logic Symbols MegaPAL Device	2-12
Standard PAL/HAL Device Series 20	
10H8, 12H6, 14H4, 16H2, 16C1, 10L8,	
12L6, 14L4, 16L2	2-13
Fast Series 24A	0.14
20LOA, 20ROA, 20ROA, 20ROA, 20ROA	2-14
121 10 141 8 161 6 181 4 201 2 20C1	2-15
Standard PAL/HAL Device Series 20	2 10
16L8, 16R8, 16R4, 16X4, 16A4	2-16
Standard PAL/HAL Device Series 24	
20X10, 20X8, 20X4, 20L10	2-17
Fast PAL/HAL Device Seriese 20A, 20AP	
16L8A, 16R8A, 16R6A, 16R4A, 16P8A, 16RP8A,	0.10
	2-18
Half-Power Series 20-2	
101 8-2, 121 6-2, 141 4-2, 161 2-2, 100 1-2,	2-19
Half-Power Series 20A-2	- 10
16L8A-2, 16R8A-2, 16R6A-2, 16R4A-2	2-20
Quarter-Power Seres 20A-4	
16L8A-4, 16R8A-4, 16R6A-4, 16R4A-4	2-21
PAL20RA10 Device	2-22
Series 24RS, 20S10, 20RS10, 20RS8, 20RS4	2-23
PAL32R16, HAL32R16	2-24
PAL/HAL64R32	2-25
PAL/HAL Device	
Switch Waveforms	2-27
Output Register PRELOAD Series 20AP	2-27
Output Hegister PHELOAD Series 24HS	2-27

Logic Diagrams	
10H8	2-28
12H6	2-29
14H4	2-30
16H2	2-31
16C1	2-32
101.8	2-33
121.6	2-34
16  8	2-35
1684	2-36
141 4	2-37
161.2	2-38
1688	2-39
1686	2-40
16X4	2-41
1644	2-42
16P8	2-43
16RP8	2-44
16RP6	2-45
16DD/	2-45
12  10	2-40
1/1.8	2-48
161.6	2-40
191 /	2-49
10L4	2-50
20C1	2-51
2001	2-52
2010	2-55
20L0	2-34
2000	2-55
2000	2-30
2004	2-57
20×10	2-30
20/0	2-59
2004	2-00
20HATU	2-01
20510	2-02
201634	2-03
20830	2-04
20R510	2-65
32R16	2-66
04H32	2-67
Programmer/Development System	2-68
Die Configurations	
PAL20RA10	2-68
PAL32R16	2-69
PAL64R32	2-69

#### PAL/HAL Device

## PAL® Device - Programmable Array Logic HAL® Device - Hard Array Logic

#### **Features/Benefits**

- Reduces SSI/MSI chip count greater than 5 to 1
- Saves space with SKINNYDIP® packages
- Reduces IC inventories substantially
- · Expedites and simplifies prototyping and board layout
- PALASM<sup>™</sup> silicon compiler provides auto routing and test vectors
- · Security fuse reduces possibility of copying by competitors

#### Description

The PAL device family utilizes an advanced Schottky TTL process and the Bipolar PROM fusible link technology to provide user programmable logic for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

The HAL device family utilizes standard Low-Power Schottky TTL process and automated mask pattern generation directly from logic equations to provide a semicustom gate array for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

There are four different speed/power families offered. Choose from either the standard, high-speed, half-power, or quarter-power family to maximize design performance.

The PAL/HAL device family lets the systems engineer "design his own chip" by blowing fusible links to configure AND and OR gates to perform his desired logic function. Complex interconnections which previously required time-consuming layout are thus "lifted" from PC board etch and placed on silicon where they can be easily modified during prototype check-out or production.

The PAL device transfer function is the familiar sum of products. Like the PROM, the PAL device has a single array of fusible links. Unlike the PROM, the PAL device is a programmable AND array driving a fixed OR array (the PROM is a fixed AND array driving a programmable OR array).

The PAL device transfer function is the familiar sum of products. Like the PROM, the PAL device has a single array of fusible links. Unlike the PROM, the PAL device is a programmable AND array driving a fixed OR array (the PROM is a fixed AND array driving a programmable OR array).

products bypasses & e register and appears immediately at the output, thus making the output combinatorial. This allows each output to be configured in the registered or combinatorial mode.

(PAL20RA10 only)

PAL\*, HAL\* and SKINNYDIP\* are registered trademarks of Monolithic Memories. PMSI\* and HMSI\* are trademarks of Monolithic Memories.

- In addition the PAL/HAL provides these options:
- · Variable input/output pin ratio
- Programmable three-state outputs
- Registers with feedback
- Arithmetic capability
- Exclusive-OR gates
- Other options identified on page 5-17

Unused inputs are tied directly to  $V_{CC}$  or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state. Registers consist of D-type flip-flops which are loaded on the low-to-high transition of the clock. PAL/HAL Circuit Logic Diagrams are shown with all fuses blown, enabling the designer to use the diagrams as coding sheets.

The entire PAL device family is programmed using inexpensive conventional PROM programmers with appropriate personality and socket adapter cards. Once the PAL device is programmed and verified, two additional fuses may be blown to defeat verification. This feature gives the user a proprietary circuit which is very difficult to copy.

To design a HAL device, the user first programs and debugs a PAL circuit using PALASM software and the "PAL DESIGN SPECIFICATION" standard format. This specification is submitted to Monolithic Memories where it is computer processed and assigned a bit pattern number, e.g., P01234.

Monolithic Memories will provide a PAL device sample for customer qualification. The user then submits a purchase order for a HAL device of the specified bit pattern number, e.g., HAL18L4 P01234. See Ordering Information below.

#### Ordering Information



#### **Register Bypass**

Outputs within a bank must either be all registered or all combinatorial. Whether or not a bank of registers is bypassed depends on how the outputs are defined in the equations. A colon followed by an equal sign [;=] specifies a registered output with feedback which is updated after the low-to-high transition of the clock. An equal sign [=] defines a combinatorial output which bypasses the register. Registers are bypassed in banks of eight. Bypassing a bank of registers eliminates the feedback lines for those outputs.

### **Output Polarity**

Output polarity is defined by comparison of the pin list and the equations. If the logic sense of a specific output in the pin list is different from the logic sense of that output as defined by its equation, the output is inverted or active low polarity. If the logic sense of that output as defined by its equation, the output as defined by its equation, the output as defined by its equation, the output is active high polarity.

#### **Product Term Sharing**

The basic configuration is sixteen product terms shared between two output cells. For a typical output pair, each product term can be used by either output; but, since product term sharing is exclusive, a product term can be used by only one output, not both. If equations call for an output pair to use the same product term, two product terms are generated, one for each output. This should be taken into account when writing equations. PAL circuit assemblers configure product terms automatically.

This example uses the 84-pin package. Four output equations are shown to demonstrate functionality. Pin names are arbitrary.

#### **Product Term Editing**

A unique feature of product term sharing is the ability to edit the design after the device has been programmed. Without this feature, a new PAL device had to be programmed if the user needed to change his design. Product term editing allows the user to delete an unwanted product term and reprogram a previously unused product term to the desired fuse pattern. This feature is made possible by the product term sharing architecture. Since each product term can be routed to either output in a given pair by selecting one of two steering fuses, it is possible to blow both of the steering fuses thereby completely disabling that product term. Once disabled, that product term is powered down, saving typically 0.25 mA. The desired change may now be programmed into one of the previously unused product terms corresponding to that output pair. Additional edits can be made as long as there are unused product terms for the output in question.

### PRESET Feature (PAL64R32 device only)

Register banks of eight may be PRESET to all highs on the outputs by setting the PRESET pin (PS) to a Low level. Note from the Logic Diagram that when the state of an output is High, the state of the register is Low due to the inverting tri-state buffer.

### **PAL Device Testability Features**

Preload pins have been added to enable the testability of each state in state-machine design. Typically, for a modulo-n counter or a state machine there are many unreachable states for the registers. These states, and the logic which controls them are untestable without a way to "set-in" the desired starting state of the registers. In addition, long test sequences are sometimes needed to test a state machine simply to reach those starting states which are legal. Since complete logic verification is needed to ensure the proper exit from "illegal" or unused states, a way to enter these states must be provided. The ability to pre-load a given bank of registers is provided in this device.

To use the preload feature, several steps must be followed. First, a high level on an assertive-low output enable pin disables the outputs for that bank of registers. Next, the data to be loaded is presented at the output pins. This data is then loaded into the register by placing a low level on the PRELOAD pin. PRELOAD is asynchronous with respect to the clock.



### Programmable Set and Reset (PAL20RA10 only)

In each SMAC, two product lines are dedicated to asynchronous set and reset. If the set product line is high, the register output becomes a logic 1. If the reset product line is high, the register output becomes a logic 0 and the output pin a logic 1 due to output buffer inversion. The operation of the programmable set and reset overrides the clock.

### Individually Programmable Register Bypass (PAL20RA10 only)

If both the set and reset product lines are high, the sum-ofproducts bypasses the register and appears immediately at the output, thus making the output combinatorial. This allows each output to be configured in the registered or combinatorial mode.

### Programmable Clock (PAL20RA10 only)

One of the product lines in each group is connected to the clock. This provides the user with the additional flexibility of a programmable clock, so each output can be clocked independently of all the others.

GENERIC	-	RECONCERNA	DECODUDITION	humanonaan	PART	NUMBER	
LOGIC	PINS	PACKAGE	a Hold Cale Character	STANDARD	HIGH SPEED	1/2 POWER	1/4 POWER
10H8	20	N,J,F,L,NL	Octal 10 Input And-Or Gate Array	PAL10H8 HAL10H8	Octal 1 L Array v	PAL10H8-2 HAL10H8-2	* 16P8 21
12H6	20	N,J,F,L,NL	Hex 12 Input And-Or Gate Array	PAL12H6 HAL12H6	Polariti Octal 1	PAL12H6-2 HAL12H6-2	
14H4	20	N,J,F,L,NL	Quad 14 Input And-Or Gate Array	PAL14H4 HAL14H4	E And-OI	PAL14H4-2 HAL14H4-2	15 897101
16H2	20	N,J,F,L,NL	Dual 16 Input And-Or Gate Array	PAL16H2 HAL16H2	O-bria J	PAL16H2-2 HAL16H2-2	*168P6 20
16C1	20	N,J,F,L,NL	16 Input And-Or/Nor Gate Array	PAL16C1 HAL16C1	WProg Quad 1	PAL16C1-2 HAL16C1-2	
10L8	20	N,J,F,L,NL	Octal 10 Input And-Or Invert Gate Array	PAL10L8 HAL10L8	L And-OI w/Prog	PAL10L8-2 HAL10L8-2	161994 24
12L6	20	N,J,F,L,NL	Hex 12 Input And-Or-Invert Gate Array	PAL12L6 HAL12L6	(NL) Deck 2	PAL12L6-2 HAL12L6-2	20510 24 (2
14L4	20	N,J,F,L,NL	Quad 14 Input And-Or-Invert Gate Array	PAL14L4 HAL14L4	Deca 2 (NL) And-Or	PAL14L4-2 HAL14L4-2	20RS10 24 (
16L2	20	N,J,F,L,NL	Dual 16 Input And-Or-Invert Gate Array	PAL16L2 HAL16L2	Ocial 2	PAL16L2-2 HAL16L2-2	
16L8	20	N,J,F,L,NL	Octal 16 Input And-Or-Invert Gate Array	PAL16L8 HAL16L8	PAL16L8A HAL16L8A	PAL16L8A-2 HAL16L8A-2	PAL16L8A-4 HAL16L8A-4
16R8	20	N,J,F,L,NL	Octal 16 Input Registered And-Or Invert Gate Array	PAL16R8 HAL16R8	PAL16R8A HAL16R8A	PAL16R8A-2 HAL16R8A-2	PAL16R8A-4 HAL16R8A-
16R6	20	N,J,F,L,NL	Hex 16 Input Registered And-Or Invert Gate Array	PAL16R6 HAL16R6	PAL16R6A HAL16R6A	PAL16R6A-2 HAL16R6A-2	PAL16R6A- HAL16R6A-
16R4	20	N,J,F,L,NL	Quad 16 Input Registered And-Or Invert Gate Array	PAL16R4 HAL16R4	PAL16R4A HAL16R4A	PAL16R4A-2 HAL16R4A-2	PAL16R4A-4 HAL16R4A-
16X4	20	N,J,F,L,NL	Quad 16 Input Registered And-Or-Xor Invert Gate Array	PAL16X4 HAL16X4	Gate Av	STATISTIC IN	
16A4	20	N,J,F,L,NL	Quad 16 Input Registered And-Carry-Or-Xor Invert Gate Array	PAL16A4 HAL16A4	Registe Gate Ar	(P), J (8)	64R32 84 (8
12L10	24 (28)	NS,JS,F,(L),(NL)	Deca 12 Input And-Or-Invert Gate Array	PAL12L10 HAL12L10		AGEN INTERES	CIOLUE DEVISO
14L8	24 (28)	NS,JS,F,(L),(NL)	Octal 14 Input And-Or-Invert Gate Array	PAL14L8 HAL14L8	AL16L8	1 monstern	nueo en
16L6	24 (28)	NS,JS,F,(L),(NL)	Hex 16 Input And-Or-Invert Gate Array	PAL16L6 HAL16L6			
18L4	24 (28)	NS,JS,F,(L),(NL)	Quad 18 Input And-Or-Invert Gate Array	PAL18L4 HAL18L4			
20L2	24 (28)	NS,JS,F,(L),(NL)	Dual 20 Input And-Or-Invert Gate Array	PAL20L2 HAL20L2			
20C1	24 (28)	NS,JS,F,(L),(NL)	20 Input And-Or/Nor Gate Array	PAL20C1 HAL20C1			
20L10	24 (28)	NS,JS,F,(L),(NL)	Deca 20 Input And-Or-Invert Gate Array	PAL20L10 HAL20L10			
20X10	24 (28)	NS,JS,F,(L),(NL)	Deca 20 Input Registered And-Or-Xor Invert Gate Array	PAL20X10 HAL20X10			
20X8	24 (28)	NS,JS,F,(L),(NL)	Octal 20 Input Registered And-Or-Xor Invert Gate Array	PAL20X8 HAL20X8			
20X4	24 (28)	NS,JS,F,(L),(NL)	Quad 20 Input Registered And-Or-Xor Invert Gate Array	PAL20X4 HAL20X4			
20L8	24 (28)	NS,JS,F,(L),(NL)	Octal 20 Input And-Or-Invert Gate Array		PAL20L8A HAL20L8A		
20R8	24 (28)	NS,JS,F,(L),(NL)	Octal 20 Input Registered And-Or Invert Gate Array		PAL20R8A HAL20R8A		
20R6	24 (28)	NS,JS,F,(L),(NL)	Hex 20 Input Registered And-Or Invert Gate Array		PAL20R6A HAL20R6A		
20R4	24 (28)	NS,JS,F,(L),(NL)	Quad 20 Input Registered And-Or Invert Gate Array		PAL20R4A HAL20R4A		

() = Military Product Standard.

Monolithic III Memories

2

### 20/24-Pin PAL/HAL Device

GENERIC	DING	PACKAGE	DECODIDITION		PART	UMBER	
LOGIC	PINS	PACKAGE	P HOH CRACMATE	STANDARD	HIGH SPEED	1/2 POWER	1/4 POWER
*16P8	20 5	SHO N,J,L,NL	Octal 16 Input And-Or Array w/Programmable Polarity	0 Inpot And- rray Inoul And-C	PAL16P8A HAL16P8A	N.J.F.L.	10H8 20
*16RP8	20 2	N,J,L,NL	Octal 16 Input Registered And-Or Array w/Programmable Polarity	ray 4 Input And ( Pav	PAL16RP8A HAL16RP8A		12H0 20
*16RP6	20	N,J,L,NL	Hex 16 Input Registered And-Or Array w/Programmable Polarity	Input And-O ray	PAL16RP6A HAL16RP6A	N.J.F.L.	16H2 20
*16RP4	20	N,J,L,NL	Quad 16 Input Registered And-Or Array w/Programmable Polarity	ray Dinput And-C	PAL16RP4A HAL16RP4A	ы, я, ь, и 1, 1, 3, ц, И	1601 20 101.8 20
20S10	24 (28)	N,J,W,(L),(NL)	Deca 20 Input And-Or Array w/Product Term Sharing	D-bnA tugni	PAL20S10 HAL20S10	И, Ј. Р. С. И	121.6 20
20RS10	24 (28)	N,J,W,(L),(NL)	Deca 20 Input Registered And-Or Array w/Product Term Sharing	A Input And-C	PAL20RS10 HAL20RS10	N.J.F.L.I	14L4 20
20RS8	24 (28)	N,J,W,(L),(NL)	Octal 20 Input Registered And-Or Array w/Product Term Sharing	ray 6 Input And-C	PAL20RS8 HAL20RS8	NJ.F.L.N	16L2 20 16L8 20
20RS4	24 (28)	N,J,W,(L),(NL)	Quad 20 Input Registered And-Or Array w/Product Term Sharing	5 Input Regist Invert Gala	PAL20RS4 HAL20RS4	N.J.F.L.N	16R8 20
20RA10	24 (28)	N,J,W,(L),(NL)	Deca 20 Input Registered Asynchronous And-Or Array	Inven Gate	PAL20RA10 HAL20RA10	1,1,9,0,10	16H6 20
32R16	40 (44)	N,J,(L),(NL)	16 Output, 32 Input Registered And-Or Gate Array	Invert Gate	PAL32R16 HAL32R16	ы, я.с. и 1, я.с. и	16R4 20 16X4 20
64R32	84 (88)	L,(P)	32 Output, 64 Input Registered And-Or Gate Array	501 Input Regis 5 Input Regis 17y-Or-Xor In	PAL64R32 HAL64R32	N, J, F, L, I	16A4 20

### PAL Device Input/Output/Function/Performance Chart

\* Contact Factory for Flat Pack

### Die Configuration: PAL16L8



Monolithic III Memories



Notes: Apply to electrical and switching characteristics

- + I/O pin leakage is the worst case of IOZX or IIX e.g., IIL and IOZH.
- \* These are absolute voltages with respect to the ground pin on the device and includes all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

		gitterrestricted generations	get a property and a second second second
** Only one output shorted at a time.			
	0		
D-STI ONA D D-STI ANA D	回冬日一日		
	国和田田	E 4 10 10	
E	TI-STATI JIAO TI		
E ARRAY I IN ARRAY I	回科西日日	回《西日日	
이 전 이 이 전 이	<b>D</b>		

Monolithic III Memories





### 24-Pin PAL/HAL Device



2-10

24-Pin PAL/HAL Device





### Standard PAL/HAL Device Series 20 10H8, 12H6, 14H4, 16H2, 16C1, 10L8, 12L6, 14L4, 16L2

### **Operating Conditions**

**Operating Conditions** 

SYMBOL	PARAMETER	MIN	ILITAN TYP	NAX	COMIN	MMERC TYP	CIAL MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55			0	dipin	75	°C
ТС	Operating case temperature			125	1 smit	gu teá	3	°C

### Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST	CONDITIONS	e temperaturo	MIN	Түр	MAX	UNIT
VIL*	Low-level input voltage	in contract	No Provide -				0.8	V
VIH*	High-level input voltage	BNORTOMOG TEST		19.2 9.25	2			V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	voitage	Indui ind	-0.8	-1.5	V
VI <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX	$V_{I} = 0.4V$	voltage	Ugnilev	-0.02	-0.25	mA
V <sub>IH</sub> er	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	9881	ov qmb	ip tuqi	25	μΑ
25 pA	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V	T Mensuo	indui lei	/st-wo	1	mA
Au 85	Low-level output voltage		MIL	I <sub>OL</sub> = 8mA	ugni lav ugni mi	0.3	0.5	V
	Amst = mil	MIL	COM	I <sub>OL</sub> = 8mA				
Vou	High-level output voltage		MIL DOV	I <sub>OH</sub> = -2mA	2.4	2.8		v
UH	AmS- = HOI	ML	СОМ	IOH = -3.2mA				
los	Output short-circuit current **	V <sub>CC</sub> = 5V	VGC - MIN -	V <sub>O</sub> = 0V	-30	-70	-130	mA
Icc	Supply current	V <sub>CC</sub> = MAX				55	90	mA

**Switching Characteristics** 

SYME	BOL	- 90 - 160	-30	PARA	METER	V		TE		MIN	TYP	NAX	COI MIN	MMERC	MAX	UNIT
 tPD		Input or back to o	feed- utput		Excep 16	ot 16C1 6C1		R1 = R2 =	560Ω 1.1kΩ	0.00	25 25	45 45	1. Dett. 80-	25 25	35 40	ns
THEO.	XA	N 977	MIR	XAM	TYP	141M	SHOIT	биро			NOTE:	PARAN			.20	SAMIS
										S AMREA						
		10														
									A							
										C ANRIO						

Monolithic III Memories

### Fast Series 24A 20L8A, 20R8A, 20R6A, 20R4A

### **Operating Conditions**

SYMBOL	NORBINOO VAATLPAR	AMETER	MIN		MAX	CO	MMER	CIAL	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
6 62.5		Low	20	7		15	7	-	001
75 w <sup>1</sup> 0	Width of clock	20	7	01 115-8	15	7		ns	
0.	Set up time from		00	15	diual e	05	1001000		0.
tsu	input or feedback to clock	2080A 2080A 2084A	30	15		25	15		ns
th	Hold time	1	0	-10		0	-10		ns
TA	Operating free-air temperature	penting Conditions 9	-55	8:312	872.02	0	801	75	°C
ТС	Operating case temperature	autoreuna tort			125			1 300	°C

### Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST	CONDITIONS	enstinut	MIN TYP MAX	UNIT
V <sub>IL</sub> *	Low-level input voltage	Am81- = J	Vice = Mity	18 08	8.0 Input clamp vo	V
VIH*	High-level input voltage	V1.0 = 1V	XAM = aaV	CUIPENT	utani teval-wo.J	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	trienus (	-0.8 -1.5	V
LIL P	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	current.	-0.02 -0.25	mA
Чн	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V		25	μA
JI as	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V	n voltage	igiue level-woj. 1	mA
Vol	Low-level output voltage		MIL	I <sub>OL</sub> = 12mA	0.3 0.5	v
	10H * -2mA 2.6 2.8	JIM	СОМ	I <sub>OL</sub> = 24mA	atuo isvel-daiH	N
N	AmS.8- = HOI	MOC	MIL	I <sub>OH</sub> = -2mA	04 08	
VOH	nigh-level output voltage	VCC - MIN	СОМ	I <sub>OH</sub> = -3.2mA	2.4 12.12.0 0 Iamus Viagu?	boł
IOZL	Off state suitput surrent +	N MAX		V <sub>O</sub> = 0.4V	-100	μA
Iоzн	On-state output current	VCC - MAX		V <sub>O</sub> = 2.4V	100	μA
los	Output short-circuit current **	V <sub>CC</sub> = 5V		V <sub>O</sub> = 0V	-30 -90 -130	mA
ICC	Supply current	V <sub>CC</sub> = MAX	1		160 210	mA

### Switching Characteristics Over Operating Conditions

SYMBOL	P	ARAMETER	TEST CONDITIONS	MIN		MAX	CO	MMER	CIAL MAX	UNIT
t <sub>PD</sub>	Input or feed- back to output	20R6A 20R4A 20L8A			15	30		15	25	ns
<sup>t</sup> CLK	Clock to output of	or feedback			10	20		10	15	ns
<sup>t</sup> PZX	Pin 13 to output e	nable except 20L8A			10	25		10	20	ns
<sup>t</sup> PXZ	Pin 13 to output enable except 20L8A Pin 13 to output disable except 20L8A		B <sub>4</sub> = 2000		11	25		11	20	ns
tPZX	Input to output enable	20R6A 20R4A 20L8A	$R_2 = 390\Omega$		10	30		10	25	ns
<sup>t</sup> PXZ	Input to output disable	20R6A 20R4A 20L8A			13	30		13	25	ns
<sup>f</sup> MAX	Maximum frequency	20R8A 20R6A 20R4A		20	40		28.5	40		MHz

Monolithic

### Standard PAL/HAL Device Series 24 12L10, 14L8, 16L6, 18L4, 20L2, 20C1

### **Operating Conditions**

OVMOOL	DADAMETED	M	ILITAP	YF	CO	MER	CIAL	UNIT
STMBUL	PARAMETER 2.4	MIN	ΤΥΡ	MAX	MIN	TYP	MAX	ONT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55			0		75	°C
ТС	Operating case temperature	940T		125	n stun	dn 18	6	°C

### Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	and	TEST CONDITIONS	toristics on	MIN TYP MAX	UNIT
V <sub>IL</sub> *	Low-level input voltage	аноглайор п	651	8513	0.8	V
VIH*	High-level input voltage			aßtenda	2	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	$I_{I} = -18mA$	abeyov i	-0.8 -1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	$V_{1} = 0.4V$	ាញនៅ	-0.02 -0.25	mA
IIH	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	i menuo	25	μA
η	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V	i menus i	ugan lever-stplin 1	mA
VOL	Low-level output voltage	Vee - MIN	MIL	I <sub>OL</sub> = 8mA	0.3 0.5	V
V a.C	0.0 Act = 240A	VOC VIII	COM	I <sub>OL</sub> = 8mA	Low level outpu	0.0
Vou	High-level output voltage		MIL	I <sub>OH</sub> = -2mA	24 28	V
VOH	rightever output voltage	моэ	COM I <sub>OH</sub> = -3.2m		High evel of the	OV
los	Output short-circuit current **	$V_{CC} = 5V$		V <sub>O</sub> = 0V	-30 -70 -130	mA
ICC	Supply current	V <sub>CC</sub> = MAX			60 100	mA

### Switching Characteristics Over Operating Conditions

SYMBOL PARAMETER		TEST CONDITIONS	MILITARY MIN TYP MAX			COMMERCIAL MIN TYP MAX			UNIT	
240	Input or feedback to output	R1 = 560 Ω		25	45		25	40	ns	
<sup>L</sup> PD	Input of leedback to output	$R2 = 1.1k\Omega$	a unite a	25	40	3040	20	40	113	

				outout disable exarpt 16L8	

2

Monolithic III Memories

	Sta	indard PAL/H	AL Device Serie	<u>s 2</u> 0				
Vcc	Supply voltage	NM .	Para Pa	4.5 5 5.5	4.75	5	5.25	V
25 V	Width of clock	Low		25 10	25	10		ne
W	WIGHT OF CIOCK	High		25 10	25	10		115
9	Set up time from	16R8 16R6	16R4	45 25	35	25		ns
'su	input or feedback to clock	16X4 16A4		55 30	45	30		110
th	Hold time			0 -15	0	-15		ns
TA	Operating free-air temperatur	e	million Constituent	-55	0	134	75	°C
ТС	Operating case temperature			125			1	°C
Electric	cal Characteristics o	ver Operating Co	nditions	Mara	MARAM		10	BYME
SYMBOL	PARAMETER		TEST CONDITION	S	MIN	ТҮР	MAX	UNIT
VIL*	Low-level input voltage			anstow	Long 10	unhani	0.8	V
VIH*	High-level input voltage	Amat. a.d.	MIM & AD	v soel	2	do Bior		V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>1</sub> = -18mA	loppus	had at the	-0.8	-1.5	V
IL as	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V	V tasmus	humanal has	-0.02	-0.25	mA
Чн	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	current V	unou m	urpiget	25	μΑ
I	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V				1	mA
VOL	Low-level output voltage	Vcc = MIN -	MIL	I <sub>OL</sub> = 12mA	ndanio k	0.3	0.5	ov.v
			COM	$I_{OL} = 24mA$				
Vou	High-level output voltage		MIL	I <sub>OH</sub> = -2mA	24	28		ov.
∙он	FOI	VCC Moo	СОМ	I <sub>OH</sub> = -3.2mA	2.7	2.0		V
IOZL	Off state suite it surrest t	V - MAX		V <sub>O</sub> = 0.4V	menuo		-100	μΑ
lozh	On-state output current	VCC = MAX		V <sub>O</sub> = 2.4V			100	μA
los	Output short-circuit current **	$V_{CC} = 5V$		V <sub>O</sub> = 0V	-30	-70	-130	mA
			16R4 16R6	16R8 16L8		120	180	
Icc	Supply current	V <sub>CC</sub> = MAX 16X4 16A4		RETER		160	225	mA
						170	240	

### Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER			TEST	MILITARY			COMMERCIAL MIN TYP MAX			UNIT
+	Input or feed-	16R6 16F	CONDITIONO		25	45		25	35	ns	
<sup>T</sup> PD	back to output	16X4 16A	4			30	45		30	40	ns
<sup>t</sup> CLK	Clock to output of	Clock to output or feedback				15	25		15	25	ns
tPZX	Pin 11 to output enable except 16L8 Pin 11 to output disable except 16L8					15	25		15	25	ns
t <sub>PXZ</sub>				P 2000		15	25		15	25	ns
	Input to	16R6 16F	R4 16L8	$B_0 = 3900$		25	45		25	35	ns
PZX	output enable	nable 16X4 16A4	44			30	45		30	40	ns
	Input to	16R6 16F	4 16L8	]		25	45		25	35	ns
PXZ	output disable	16X4 16A	4			30	45		30	40	ns
4	Maximum	16R8 16F	16R4		14	25		16	25		NAL I-
'MAX	frequency 16X4 16A4		12	22		14	22		WHZ		

### Standard PAL/HAL Device Series 24

Apartar apartar 20X10, 20X8, 20X4, 20L10

### **Operating Conditions**

SYMBOL		AMETER	MIN	ILITAF TYP	MAX	COMMERCIAL MIN TYP MAX	UNIT
Vcc	Supply voltage	th of clock			5.5	4.75 5 5.25	V
	Width of sheets	Low	40	20		35 20	
tw	tw Width of clock	High	30	10		25 10	ns
<sup>t</sup> su	Set up time from input or feedback to clock	RAA 16RBA 18R4A 30 RPBA 16RPEA 16RPAA	60	38	ene ot sou	50 38	ns
th	Hold time	0	0	-15		0	ns
TA	Operating free-air temperatur	e	-55	Automati	st tie-	0 75	°C
ТС	Operating case temperature			erusters	125	Openting cas	°C

					 and the second s	the second s
<b>Electrical</b>	<b>Characteristics</b>	Over Op	perating Conditions			

SYMBOL	PARAMETER	TT CONDITIONS	EST CONDITIONS		MIN TYP	MAX	UNIT	
VIL*	Low-level input voltage			voltage	Low-level inpu	0.8	n⊻v	
VIH*	High-level input voltage			egaliov t	21 level-rtpH	1 5	V	
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>1</sub> = -18mA	itage	0.0-018mp v0	-1.5	VV	
25 JIL 25	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4V	t inemuo i	-0.02	-0.25	mA	
AIIH 83	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	t ourrent 1	High-level inpu	25	μΑ	
Ap 1	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V	inérus l	Maximum inpi	1	mA	
VOL	Low-level output voltage		MIL	I <sub>OL</sub> = 12mA	0.3	0.3	0.5	o∀v
	lot, = 24mA	VCC - MOO	СОМ	I <sub>OL</sub> = 24mA				
N.	High level output voltage		MIL	I <sub>OH</sub> = -2mA	24 28			
∨он	High-level output voltage	VCC - MOO	СОМ	<sup>I</sup> OH = -3.2mA	2.4 2.0		V	
IOZL		V MAX	NAVA	V <sub>O</sub> = 0.4V	and state BO	-100	μΑ	
IOZH		VCC - MAA	30.	V <sub>O</sub> = 2.4V		100	μΑ	
los	Output short-circuit current **	$V_{CC} = 5V$	Voc * sv	V <sub>O</sub> = 0V	-30 -70	-130	mA	
ICC	Supply current	V <sub>CC</sub> = MAX	20X10 20X8	20X4	120	180	mA	
<sup>I</sup> CC	Supply current	V <sub>CC</sub> = MAX	20L10	e selisizes	90	165	mA	

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MILITAR MIN TYP	Y MAX	COMMERCIA MIN TYP	UNIT	
<sup>t</sup> PD	Input or feedback to output	ABR	35	60	35	50	ns
<sup>t</sup> CLK	Clock to output or feedback		20	35	20	30	ns
tPXZ/ZX	Pin 13 to output disable/enable except 20L10	R <sub>1</sub> = 200Ω	20	45	20	35	ns
t <sub>PZX</sub>	Input to output enable except 20X10	R <sub>2</sub> = 390Ω	35	55	35	45	ns
t <sub>PXZ</sub>	Input to output disable except 20X10		35	55	35	45	ns
fMAX	Maximum frequency		10.5 16	161	12.5 16		MHz

2
#### Fast PAL/HAL Device Series 20A, 20AP 16L8A, 16R8A, 16R6A, 16R4A, 16P8A, 16RP8A, 16RP6A, 16RP4A

#### **Operating Conditions**

MILITARY COMMERCIAL SYMBOL PARAMETER UNIT MIN TYP MAX MIN TYP MAX V Vcc Supply voltage 4.75 5 5.25 4.5 5 5.5 Low 20 10 15 10 Width of clock tw ns High 20 10 15 10 Set up time from 16R8A 16R6A 16R4A 30 15 25 15 t<sub>su</sub> ns input or feedback to clock 16RP8A 16RP6A 16RP4A Hold time 0 -10 0 -10 ns th TA Operating free-air temperature -55 0 75 °C TC Operating case temperature 125 °C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	8401710400 TT	EST CONDITIONS	RETER	MIN TYP MAX	UNIT
VIL*0	Low-level input voltage			sgattov	8.0 Low-level input	JI V
VIH*	High-level input voltage			t voltage	2 ni level-dgiH	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	Itage	-0.8 -1.5	V
Arthu asi	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4V	t memuo	-0.02 -0.25	mA
Audin 25	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	l current †	igni leval-dpiH 25	μΑ
Act r	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V	t current	I Maximum Inpu	mA
VOL	Low-level output voltage		MIL	I <sub>OL</sub> = 12mA	0.3 0.5	v
	iQL = 24mA	VCC - MIN	COM	I <sub>OL</sub> = 24mA		
	Ams- = HOI	MIL	MIL	$I_{OH} = -2mA$	0.4 0.0	
⊻он		VCC = MIN	СОМ	<sup>I</sup> OH = -3.2mA	2.4 2.0	O.V
IOZL	- 04 otto a tait a visit t			V <sub>O</sub> = 0.4V	-100	μΑ
Іогн	VAS - OV	VCC = MAX		V <sub>O</sub> = 2.4V	100	μΑ
los	Output short-circuit current **	$V_{CC} = 5V$	Va = aoV	V <sub>O</sub> = 0V	-30 -70 -130	mA
Icc	Supply current	V <sub>CC</sub> = MAX	Voc MAX		120 180	mA

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP	AX MAX	CON MIN	IMER(	MAX	UNIT
t <sub>PD</sub>	Input or feed- back to output	16R6A 16R4A 16L8A 16RP6A 16RP4A 16P8A	сомот		15	30		15	25	ns
<sup>t</sup> CLK	Clock to output	or feedback			10	20	erniteria.	10	15	ns
tPZX	Pin 11 to output	enable except 16L8A 16P8A			10	25	tuqtuo i	10	0 20	ns
tPXZ	Pin 11 to output of	Pin 11 to output disable except 16L8A 16P8A		edxe e	11	25	tuqtuo a	11	20	ns
t <sub>PZX</sub>	Input to output enable	16R6A 16R4A 16L8A 16RP6A 16RP4A 16P8A	$R_2 = 390\Omega$	orxos	10	30		10	25	ns
<sup>t</sup> PXZ	Input to output disable	16R6A 16R4A 16L8A 16RP6A 16RP4A 16P8A		DIX05	13	30	output	13	25	ns
fMAX	Maximum frequency	16R8A 16R6A 16R4A 16RP8A 16RP6A 16RP4A		20	40	уэле	28.5	40	.B.A.	MHz

Monolithic III Memories

#### Half-Power Series 20-2 10H8-2, 12H6-2, 14H4-2, 16H2-2, 16C1-2, 10L8-2, 12L6-2, 14L4-2, 16L2-2

### **Operating Conditions**

CYMPOL	DADAMETED	Haidstan	ILITA	YF	CO	AMER	CIAL	LIMIT
STMBUL	FARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55		125	0	0 (100)	75	°C

input or feedback to clock

### Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TES	T CONDITIONS		MIN TYP MAX	UNIT
VIL*	Low-level input voltage		interpretation enternet effetteres		0.8	V
VIH*	High-level input voltage	ENORTIONO TEST		Rata	2	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	$I_{I} = -18mA$	spation	-0.8 -1.5	V
IL	Low-level input current	V <sub>CC</sub> = MAX	$V_{1} = 0.4V$	spallov	-0.02 -0.25	mA
IIH at	High-level input current	V <sub>CC</sub> = MAX	$V_{1} = 2.4V$	904	lov gmala lugnt 25	μA
the de	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V	t inerrus	tugni isval-wol 1	mA
VOL	Low-level output voltage		MILA = DOV	I <sub>OL</sub> = 4mA	0.3 0.5	HI <sup>I</sup> V
Acra 1		VCC - MIN	СОМ	I <sub>OL</sub> = 4mA	hogen munikam	P.
LS V			MIL OOV	I <sub>OH</sub> = -1mA	Low-level surpu	VOL
⊻он	High-level output voltage	VCC = MIN	СОМ	I <sub>OH</sub> = -1mA	2.4 2.0	V
los	Output short-circuit current **	$V_{CC} = 5V$	- 1915) = 0.5V	V <sub>O</sub> = 0V	-30 -70 -130	mA
ICC	Supply current	V <sub>CC</sub> = MAX			30 45	mA

2

#### Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST	MILITARY MIN TYP M	XAI	COMM MIN T	ERC YP	IAL MAX	UNIT
t <sub>PD</sub>	Input or feedback to output	$R1 = 1.12k\Omega$ $R2 = 2.2k\Omega$	45	80	4	5	60	ns

		MIN TYP		
sHirtz				

Monolithic

#### Half-Power Series 20A-2 16L8A-2, 16R8A-2, 16R6A-2, 16R4A-2

#### -

SYMBOL	PAR	AMETER		BAID		RY	CO	MER		UNIT
736/011	A A A A A A A A A A A A A A A A A A A	IN IN	P31	MIL	I QUITE	MAA	4.70	-	E 05	V
VCC	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
tw	Width of clock	LOW		25	10	new war-	25	10	1	ns
t <sub>su</sub>	Set up time from input or feedback to clock	16R6A-2 16	R4A-2 16R8A-2	50	25		35	25		ns
th	Hold time	1	and the second second second	0	-15	tracker and	0	-15	ander	ns
Тд	Operating free-air temperature	8	And the second se	-55		125	0		75	°C
SYMBOL	PARAMETER		TEST CONDITION	NS		vonage voltage	MIN	түр	MAX	UNI
V11 *	Low-level input voltage	Am81- = j	NIW - O	OV I		905	uv qm	pot cie	0.8	V
VIH*	High-level input voltage	VI = 0.4V	XAM = 0	ov.		memuo	2	3V31-5V2	2.2	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	l <sub>l</sub> = -18m	A		inenus.	Ugni is	-0.8	-1.5	V
-IIL	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4V	Ov.		coment	धवाम य	-0.02	-0.25	mA
Чн	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V			onether t	- tink	aunst-series	25	μΑ
Ϋ́ι <sup>c</sup>	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V	OV.					1	mA
VOL	Low-level output voltage	Vcc = MIN	MIL		IOL =	12mA		0.3	0.5	V
V	24 2.8	мос	COM	Ver	OL =	24mA	iqtuo le	gh-lew	H	ov
Vou	High-level output voltage	Vcc = MIN	MIL	vov	OH =	-2mA	2.4	2.8		eol.
Am al	30		СОМ	OV.	OH =	-3.2mA	Inemus	yiqqu	e L	pol
IOZL		V			V <sub>O</sub> =	0.4V			-100	μΑ
<sup>I</sup> OZH	On-state output current T	VCC = MAX	penditione Conditione	O tev	Vo =	2.4V	CAN	11 (	100	μΑ

Switching Characteristics Over Operating Conditions

Output short-circuit current \*\*

Supply current

 $V_{CC} = 5V$ 

V<sub>CC</sub> = MAX

SYMBOL	F	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX		COMMERCIAL MIN TYP MAX		UNIT
tPD	Input or feed- back to output	16L8A-2 16R6A-2 16R4A-2			25	50		25	35	ns
<sup>t</sup> CLK	Clock to output	or feedback			15	25		15	25	ns
tPXZ/ZX	Pin 11 to output o	in 11 to output disable/enable except 16L8A-2			15	25		15	25	ns
<sup>t</sup> PZX	Input to output enable	16L8A-2 16R6A-2 16R4A-2	R <sub>2</sub> = 390Ω		25	45		25	35	ns
tPXZ	Input to output disable	16R8A-2 16R6A-2 16R4A-2			25	45		25	35	ns
fMAX	Maximum frequency	16R8A-2 16R6A-2 16R4A-2		14	25		16	25		MHz

Monolithic III Memories

-130

90

-30 -70

60

 $V_0 = 0V$ 

mA

mA

2-20

**I**OZH

los

1CC

#### Quarter-Power Series 20A-4 16L8A-4, 16R8A-4, 16R6A-4, 16R4A-4

### **Operating Conditions**

SYMBOL	AIORIMIKOO YAAT PAI	RAMETER	831	MIN		NAX	COI MIN	MMERO	MAX	UNIT
Vcc	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
	Middle of clock		Low	40	20		30	20		
ťw	WIGTH OF CIOCK	16H8A-4 16H6A-4 16H4A-4	High	40	20	S.C.	30	20		ns
t <sub>su</sub>	Set up time from input or feedback to clock	16R8A-4 16R6A-4 16R4A-4	a clock	90	45	e width NgnEn	60	45		ns
th	Hold time	DE .		0	-15	emite	0	-15		ns
TA	Operating free-air temperatu	re Ot logio contation	-01	-55		125	0		75	°C

## Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	00	TEST CONDITIONS		MIN TYP	MAX	UNIT
VIL*	Low-level input voltage			Cristian and period when the	in and success	0.8	V
VIH*	High-level input voltage				2	-	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18mA	a an ideal was	-0.8	-1.5	V
IIL	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4V		-0.02	-0.25	mA
ЧН	High-level input current †	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4V	RateM	ARAS	25	μA
ų s	Maximum input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5V	egistiov tu	Low-level in	1	mA
VI	2		MII	out voltage	ni laval-dpiH		-41 <sup>V</sup>
VOL	Low-level output voltage	Vcc = MIN	MIN EDOV	OL 411A	cmsic 10.3	0.5	VIC
	S 0- S0.0-	V 1.0 = 1V	COM	I <sub>OL</sub> = 8mA	Init level-woul		31
Au	S	11=24V	MIL	IOH = -1mA	ni lavel-rigiH		M
VOH	High-level output voltage	Vcc = MIN	Vec = MAX	Hieroco fue	2.4 2.8		V
V	0.3 0.	Am 8 = 10	COM	IOH = -1 mA	Low-level ou		OV I
V	20m-3.2 mA 2.4 2.8	OH: MIL-2 mA	Vec * MIN	$V_{O} = 0.4V$	no level-rigit-	100	OV
OZL	Off-state output currentt	Voc = MAX	XAM = 00V	but current	Off-siate out	-100	μΑ
IOZH	07- 07- 00- V 0			V <sub>O</sub> = 2.4V	Output short	100	μΑ
los	Output short-circuit current**	V <sub>CC</sub> = 5V	14M - 00Y ]	V <sub>O</sub> = 0V	-30 -70	-130	mA
ICC	Supply current	V <sub>CC</sub> = MAX	16R4A-4 16R6A-4	16R8A-4 16L8A-4	30	50	mA

## Switching Characteristics Over Operating Conditions

SYMBOL	20 2	PARAMETER	TEST	MILITA MIN TYP	RY MAX	COM MIN	IMERC TYP	CIAL MAX	UNIT
tPD	Input or feed- back to output	16R6A-4 16R4A-4 16L8A-4	ny tuse prown	35	75	to outp	35	55	ns
<sup>t</sup> CLK	Clock to output	t or feedback		20	45	o asyn	20	35	ns
tPXZ/ZX	Pin 11 to output o	Pin 11 to output disable/enable — except 16L8A-4		15	40	o asyn	15	. 30	ns
t <sub>PZX</sub>	Input to output enable	16R6A-4 16R4A-4 16L8A-4	$R_2 = 1.56k\Omega$	30	65	to outp	30	50	ns
t <sub>PXZ</sub>	Input to output disable	16R6A-4 16R4A-4 16L8A-4		30	65	qtuo ei	30	50	ns
fMAX	Maximum frequency	16R8A-4 16R6A-4 16R4A-4		8 18	Kouen	1.1	18		MHz

Monolithic

SYMBOL	PARAM	ETER	MIN	ILITARY TYP MAX	COI MIN	TYP	MAX	UNIT
Vcc	Supply voltage	wo.1	4.5	5 5.5	4.75	5	5.25	V
tw	Width of clock	A-4 16R6A-4 16R4A-4 High	25	13	20	13	W	ns
twp	Preload pulse width	A ANDRE & ANDRE & A	45	15 m	35	15	12	ns
t <sub>su</sub>	Setup time for input or feedback	k to clock	25	10	20	10	nl	ns
tsup	Preload setup time		30	5	25	5		ns
P. 181		Polarity fuse intact	10	-2	10	-2		A
۲h	Hold time	Polarity fuse blown	0	-6	0	-6	Secal	ns
thp	Preload hold time	Contraction of Second	30	5	25	5		ns
TA	Operating free-air temperature		-55		0		75	°C
TC	Operating case temperature			125	- Colorine			°C

# Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	V1 = 2.4V	TEST CONDITION	MIN TYP MAX	UNIT
VIL*	Low-level input voltage	Vi = 5.5V	XAM = 00V	Jugni mumiket 0.8	V
VIH*	High-level input voltage			2	V
VIC an	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18 mA	-0.8 -1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4 V	-0.02 -0.25	mA
ЧН	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4 V	25	μA
J	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V	untub level-ripiH. 1	mA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 8 mA	0.3 0.5	V
VOH	High-level output voltage	V <sub>CC</sub> = MIN	I <sub>OH</sub> : Mil-2 mA Com-3.2 mA	2.4 2.8	V
loz	Off-state output current	V <sub>CC</sub> = MAX	$V_{O} = 2.4 V/V_{O} = 0.4 V$	-100 100	μΑ
los	Output short-circuit current**	V <sub>CC</sub> = 5 V	V <sub>O</sub> = 0 V	-30 -70 -130	mA
ICC	Supply current	V <sub>CC</sub> = MAX	VE - ANV ** MANA SIN	155 200	mA

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	MILITA MIN TYP	RY MAX	COMM MIN 1	MERC	IAL	UNIT
TIMU	lanus as feedback to autout	Polarity fuse intact		20	35		20	30	<b>VAISO</b>
<sup>t</sup> PD	Polarity fuse blown			25	40	diale in	25	35	ns
<sup>t</sup> CLK	Clock to output or feedback		1 16LSA-4	10 17	35	10	17	30	ns
ts	Input to asynchronous set			22	40	ighuo o	22	35	ns
t <sub>R</sub>	Input to asynchronous reset		B = 560.0	27	45	nuqluor	27	40	ns
t <sub>PZX</sub>	Pin 13 to output enable	0.022 5.2.5	$H_1 = 560 \Omega$	10	25	C	10	20	ns
<sup>t</sup> PXZ	Pin 13 to output disable		R2 = 1.1 K12	10	25	eldane	10000	20	ns
t <sub>PZX</sub>	Input to output enable			18	35		18	30	ns
<sup>t</sup> PXZ	Input to output disable			15	35	disable	15	30	ns
fMAX	Maximum frequency			16 35	6891	20	35	a	MHz

Monolithic III Memories

## SERIES 24RS, 20S10, 20RS10, 20RS8, 20RS4

## **Operating Conditions**

SYMBOL	алару сомменста Че мах мін тур ні	ARAMETER	83	MIN	TYP M	IAX		IMERC TYP	IAL MAX	UNIT
V <sub>CC</sub>	Supply voltage	ê.k		4.5	5	5.5	4.75	5.3	5.25	ocv -
	20 Midth of plack	Low	Low	20	10	-	15	10		
۲W	width of clock	High	High	20	10		15	10		IIS
t <sub>su</sub>	Setup time from input or feedback to clock	20RS10 20RS8 20RS4	Polarity tuse intact	40	25	widt	35	25	_	ns
th	Hold time	00	name one Autora	0	-10		0	-10		ns
TA	Operating free-air tempe	rature		-55		units.	0	561017	75	°C
ТС	Operating case temperature					125	dres blod b	is showing	-	°C

Electrical Characteristics Over Operating Conditions

2

SYMBOL	PARAMETER		TEST CONDITION	N engeratore	MIN TYP	MAX	UNIT
VIL*	Low-level input voltage					0.8	V
VIH*	High-level input voltage		Allowed and the second	uno politiciani	2	media	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18 mA		-0.8	-1.5	V
IL	Low-level input current †	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4 V	27.60 \$ 20.771	-0.02	-0.25	mA
IIH	High-level input current †	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4 V	eßeuov in	dui level-won	25	μA
Ц	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V	openiov nu	ni leval-ngin	1	mA
Voi	Low-level output voltage	Voo = MIN	MIL	I <sub>OL</sub> = 12 mA	0.3	0.5	V
AOL 83	Low love output tonage		СОМ	I <sub>OL</sub> = 24 mA	ani level-viou	0.0	41
Au cs		A 10 2 10	MIL	I <sub>OH</sub> = -2 mA			BP
VOH	Hign-level output voltage	VCC = MIN	СОМ	I <sub>OH</sub> = -3.2 mA	2.4 2.8		V
IOZL	Off-state output currentt	Vee - MAX	Vec = MN	V <sub>O</sub> = 0.4 V	tuo Isvel-wou	-100	<b>UA</b>
IOZH	Chi-state output current (	VCC - WAA		V <sub>OL</sub> = 2.4 mA		100	par i
IOS	Output short-circuit current**	V <sub>CC</sub> = 5V	Vcc=MIN	V <sub>O</sub> = 0 V	-30 -70	-130	mA
ICC	Supply current	V <sub>CC</sub> = MAX			175	240	mA

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	MILITA MIN TYP	RY MAX	COMMER MIN TYP	CIAL MAX	UNIT
	20S10, 20RS8, 20RS4	Polarity fuse intact		25	40	25	35	
<sup>t</sup> PD	output	Polarity fuse blown		30	45	30	40	ns
<sup>t</sup> CLK	Clock to output or feedback			12	20	12	17	ns
t <sub>PZX</sub>	Pin 13 to output enable except 20S10		p	10	25	10	20	ns
tPXZ	Pin 13 to output disable	except 20S10	B <sub>1</sub> = 200 Ω	theolarity	25	11	20	ns
t <sub>PZX</sub>	Input to output enable	20S10, 20RS8, 20RS4	R <sub>2</sub> = 390 KΩ	25	35	25	35	ns
t <sub>PXZ</sub>	Input to output disable	20S10, 20RS8 20RP4		13	25	dene fu 13	25	ns
fMAX	20RS10, 20RS8, 20RS4 Maximum frequency	51	· · · · · · · · · · · · · · · · · · ·	18 28	anene)	20 28	,	MHz

Monolithic

## PAL 32R16 HAL 32R16

perati	ng Conditions				82340	11110-110-2	(Same)	2.5 0363
SYMBOL	PARAM	IETER	MIN	ILITA TYP	RY MAX	COMMER MIN TYP	CIAL MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75 5	5.25	V
	Width of starts	Low	25			20		
w	Width of clock	High	25	1		20		115
twp	Preload pulse width	01	45	1		35	0	ns
80	0 25 36 36 26	Polarity fuse intact	50		soola (	40	0	uel
<sup>t</sup> su	Setup time for input to clock	Polarity fuse blown	50			40		ns
tsup	Preload setup time		30	in and	and size a	25		ns
th	Hold time		0	-10	in mail o	0 -10		ns
thp	Preload hold time		10			5		ns
TA	Operating free-air temperature	enting Conditions	-55	0 80	12178	0.000	75	°C
TC	Operating case temperature	TEST CONDITION			125	PARA	30	°C

## Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	NAD SV	TEST CONDITION	MIN TYP MAX	UNIT
VIL*	Low-level input voltage	V 24V	XAM s sav	0.8	V
VIH*	High-level input voltage	V8.8 = 4V	xAM = 55V (nemus)	2	V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18 mA	-0.8 -1.5	V
IL 8.0	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4 V	-0.02 -0.25	mA
IIH	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4 V	25	μΑ
- fr	Maximum input current	V <sub>CC</sub> = MAX	VI VI = 5.5 V egenov tu	tuo level-rigiH 1	mA
			MIL I <sub>OL</sub> = 8 mA	0.0.05	
VOL	Low-level output voltage	VCC = MIN	COM I <sub>OL</sub> = 8 mA	ratuo et 0.3 no 0.5	V
			MIL I <sub>OH</sub> = -2 mA		nau aul
VOH	Hign-level output voltage	VCC = MIN	COM I <sub>OH</sub> = -3.2 mA	2.4 2.8	- V
IOZL	o#		V <sub>O</sub> = 0.4 V	-100	μΑ
IOZH	Off-state output current	VCC = MAX	V <sub>O</sub> = 2.4 V	00100 0 100	μΑ
los	Output short-circuit current **	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0 V	-30 -70 -130	mA
Icc	Supply current	V <sub>CC</sub> = MAX	High constraints	200 280	mA

## Switching Characteristics Over Operating Conditions

SYMBOL	SYMBOL PARAMETER		PARAMETER TEST CONDITIONS M		TARY YP MAX	COMMERCI MIN TYP N	UNIT	
20 09	ten longet to output Polarity fuse intact		018	sxcept 20	50	Pin 13 to outp	40	texe
PD	Input to output	Polarity fuse blown	88809	20510,	55	Input to	45	115
<sup>t</sup> CLK	Clock to output or f	eedback		20492	30	output enance	25	ns
t <sub>PZX</sub>	Output enable	13	$R_1 = 560 \Omega$ $R_2 = 1.1 K\Omega$	20310	25	Input to	20	ns
tPXZ	Output disable				25	200510 2089	20	ns
fMAX	Maximum frequency	<b>y</b> 85. 84		14	uency	p16 mumbleM	1	MHz

Monolithic III Memories

2-24

## PAL/HAL64R32

operati	ing conditions						ALL REPAIRS AND ADDRESS AND ADDRESS	a to b to the same of
SYMBOL	AIORSMMOO YRA PARAN	IETER	RBT	MIN	TYP	RY MAX	COMMERCIAL MIN TYP MAX	UNIT
VCC	Supply voltage	4		4.5	5	5.5	4.75 5 5.25	V
20	Width of alack	Low		25			Preload booleng	-
W	a o	High		20			Preload hold	od
en	Coture time for input to cleak	Polarity fuse intact		50		ritbiv	Preset pulse	Ven
usu	Setup time for input to clock	Polarity fuse blown		50			evocer teeer9	agol
t <sub>h</sub>	Hold time	adalah karang sebagai		0	-10	and a second second	0 -10	ns
TA	Operating free-air temperature			-55			0 75	°C
ТС	Operating case temperature					125		°C
Interimental survey of the local division of						the second s	the second se	

## **Operating Conditions**

## Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	т	EST CONDITION	MIN	TYP	MAX	UNIT
V <sub>IL</sub> *	Low-level input voltage					0.8	V
V <sub>IH</sub> *	High-level input voltage			2			V
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18 mA		-0.8	-1.5	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4 V		-0.02	2 -0.25	mA
ЧН	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.4 V			25	μΑ
Ц	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V			1	mA
V	Law level and when the set		MIL I <sub>OL</sub> = 8 mA		0.0	0.5	
VOL	Low-level output voltage	VCC = MIN	COM I <sub>OL</sub> = 8 mA		0.3	0.5	V
V	Libels land a data da alterna		MIL I <sub>OH</sub> = -0.4 mA				
VOH	Hign-level output voltage	VCC = MIN	COM I <sub>OH</sub> = -0.4 mA	2.4	2.8		V
IOZL			V <sub>O</sub> = 0.4 V			-100	μΑ
IOZH	Off-state output current	VCC = MAX	V <sub>O</sub> = 2.4 V			100	μA
los	Output short-circuit current**	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0 V	-10	-40	-60	mA
1CC	Supply current	V <sub>CC</sub> = MAX			400	640	mA

## Switching Characteristics Over Operating Conditions

SYMBOL	PAR	PARAMETER		MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
+	Input to output	Input to output Polarity fuse intact Polarity fuse blown Clock to output or feedback		55	50	
'PD	input to output			60	55	ns
<sup>t</sup> CLK	Clock to output or fe			30	22	ns
<sup>t</sup> PZX	Output enable		$R_1 = 56000$	35	30	ns
tPXZ	Output disable		$H_2 = 1.1 \text{ K}\Omega$	35	30	ns
<sup>t</sup> PRH	Preset to output	Preset to output		40	35	ns
fMAX	Maximum frequency	Maximum frequency		12.5	16 20	MHz

Monolithic III Memories

#### PAL/HAL64R32

## **Testing Conditions**

SYMBO	DL	COMMERCU AX RIN TYP M	PARAMET	ER AS	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT	
twp	25	Preload pulse widt	h ð 8.4		45	35 9 10008	ns	
t <sub>sup</sub>		Preload setup time	,	Low	60	50	ns	
t <sub>hp</sub>		Preload hold time		High	10	5	ns	
<sup>t</sup> PRW		Preset pulse width	03	Polarity fuse intact	30	25	ns	
tPRR		Preset recovery tin	ne	Polarity fuse blown	40	35	ns	
80		0 -10	01			Hold Ime	n <sup>f</sup>	

lectrical Characteristics our operating Conditions

					* <sub>HI</sub> V

#### Switching Characteristics over operating Conditions

Monolithic III Memories

#### PAL/HAL Device

#### **Switching Waveforms**



#### **Output Register PRELOAD Series 20AP**

The PRELOAD function allows the register to be loaded from data placed on the output pins. This feature aids functional testing which would otherwise require a state sequencer for test coverage. The procedure for PRELOAD is as follows:

- 1 Raise V<sub>CC</sub> to 4.5 V.
- 2 Disable output registers by setting pin 11 to VIH.
- 3 Apply VIL/VIH to all output registers.
- 4 Pulse pin 8 to Vp. Then back to 0 V.
- 5 Remove VIL/VIH from all output registers.
- 6 Lower pin 11 to VIL to enable the output registers.
- 7 Verify for VOL/VOH at all output registers.

#### **Output Register PRELOAD Series 24RS**

The PRELOAD function allows the register to be loaded from data placed on the output pins. This feature aids functional testing which would otherwise require a state sequencer for test coverage. The procedure for PRELOAD is as follows:

- 1 Raise V<sub>CC</sub> to 4.5 V.
- 2 Disable output registers by setting pin 13 to VIH.
- 3 Apply VIL/VIH to all cutput registers.
- 4 Pulse pin 10 to Vp. Then back to 0 V.
- 5 Remove VIL/VIH from all output registers.
- 6 Lower pin 13 to  $V_{IL}$  to enable the output registers.
- 7 Verify for VOL/VOH at all output registers.






































































20X1















### PAL/HAL Logic Circuit Diagram 32R16



### Logic Diagram and Pinout for 84-Pin PLCC and 88-Pin-Grid-Array



### PAL/HAL Logic Circuit Diagram 64R32

VENDOR	MegaPAL™	PAL20RA10	PAL24RS	PAL20	PAL24	PAL24A
Data I/O	-Logic PAK (32R16 only)	-Logic PAK	-Logic PAK	-Logic PAK	-Logic PAK	-Logic PAK
Kontron			terri den <u>m</u> erio en e	-EEP 80* PAL Adapter	-EEP 80 PAL Adapter	-EEP 80 PAL Adapter
Structured Design		1185 - 251 -		-SD 1000	-SD 1000	-SD 1000
Stag		1195 <b>—</b>	-	-ZL30	-ZL30	-ZL30
Varix	Omni Programmer	-	-	-Omni <sup>*</sup> Programmer	-Omni Programmer	-Omni Programmer
Valley Data Sciences		111 _	-	-Model 160	-Model 160	-Model 160
Storey Systems		pc	-	-P240*	-P240	-P240
Digelec	T an H	118日	-	-UP803*	-UP803	-UP803

\* Except 16P8A, 16RP8A, 16RP6A, 16RP4A

MegaPAL™ is a trademark of Monolithic Memories.

The above chart represents those units which, at the time of printing, have been submitted to Monolithic Memories for evaluation and have demonstrated the capability to satisfactorily program the indicated devices.







**Contents Section 3** 

9299 9299	PAL Device Type	PAL® Device Introduction	1
347 1942 - 1942 - 1947 1949 - 1949 - 1949 1949 - 1949 - 1949	1995	PAL/HAL® Device Specifications	2
01-5	P1.54 P1.54 1081	PAL Device Applications	3
	10HPAL20PSE	Logic Tutorial	4
3-17		PALASM® Software Syntax	5
	81948 81968 89981	PLE <sup>™</sup> Circuit Introduction	6
		PLE Circuit Specifications	7
		PLE Circuit Applications	8
		Article Reprints	9
		Representatives/Distributors 1	0

Monotatio HII manuales

3-2

## **Contents Section 3**

PAL Device Applications	3-1
Table of Contents for Section 3	3-2
A Work Session Using PALASM2 Menu	3-3
PAL Device Type	Page
A. Combinational Applications	
1. Basic Gates (Positive Logic) 12P6	3-7
2. Basic Gates (Negative Logic) 12P6	3-7
3. 4 to 16 Decoder	3-9
4. PC I/O Mapper	3-10
5. Multiplexers 4:1 Multiplier 18P4	3-11
6. Octal Comparator	3-13
7. 3 to 8 Demultiplexer 16R8	3-14
8. Octal Latch 10HPAL20P8E	3-15
B. Synchronous Applications	
9. Basic Flip-Flops 16RP8	3-16
10. 9-Bit Register 20X10	3-17
11. 10-Bit Register 20X10	3-18
12. 16-Bit Barrel Shifter 64R32	3-19
13. Addressable Register 32R16	3-21
14. Traffic Signal Controller 16RP8	3-23
15. Memory Handshake Logic 16RP8	3-25
C. Counter Applications	
16. 4-Bit Counter 16RP4	3-27
17. 8-Bit Counter 20X8	3-28
18. 9-Bit Counter 20X10	3-29
19. 10-Bit Counter 20RS10	3-30
20. 5-Bit Up Counter 20RA10	3-31
21. 5-Bit Down Counter 20RA10	3-33
D. Asynchronous Applications	
22. 7-Bit I/O Port with Handshake Logic 20RA10	3-35
23. Serial Data Link 20RA10	3-37
24. Interrupt Controller 20RA10	3-40
E. Video Frame Grabber 64B32	3-44
20RA10	
1688	

A WORK SESSION USING PALASM2 MENU ven below is an example of how to use the PALASM2 Menu usemble and Simulate your Pal Design Specification(PDS). PDS file name appears after the title "work file" and relaced extensions after the title "Ext". Each Menu and has a highlighted character and is upper case. ) pressing a highlighted character, the corresponding command is executed.	BGATESP.PDS
the following example, we assume the user already has ted the PDS file, BGATESP.PDS and called the Menu.	And
	ENTER A HIGHLIGHTED CHARACTER > P
	TITLE Basic Gates (Positive Logic) PATTERN BGates.pds REVISION B AUTHOR A G Gilbert COMPANY Monolithic Memories Inc., Santa Clara, CA
work file: Ext:	DATE 1/7/85 :FALs which feature programable output polarity such as
PALASM2 MENU Workfile Assemble Programmer interface Edit Simulate Convert palasmi to palasm2 List Zhal Duit Directory delete File print docUment dos coMmand	the PAL12P6 in this example offer the designer superior filexability compared to previous PALS. The subtle advantage for the output polarity fuse is that it allows logic to the implemented in either positive or negative form within the same PAL. This means that the number of product terms frequired to realize an output may be reduced by optimal thoise of positive or negative logic. If Karnough Maps are used by the designer to simplify the logic equation for an output, either clumps of 1's or 0's may be circled to reduce the equation.
TER MENU COMMAND > W	CHIP BASIC_GATES PAL12P6
	CDFGMNPOIGND JKLRSHEBAVCC
	Processing UGATEGR,POS Graate error file Idefault: Hol ? More
	EQUATIONS
	B = /A
Monolithic MMI Memories	Plant to the second to sold the second to the second
work file: Ext:	E = C*D ;AND FUNCTION C D ! E
PALASM2 MENU Workfile Assemble Programmer interface Edit Simulate Convert palasm1 to palasm2 (	
List Zhal Duit	3 1 0 1 0 3 1 1 1 1 * H = E+G 200 FUNCTION F G 1 H
dos command	0 0 1 0
TER WORKFILE > BGATESP.PDS	
PALACH XPLOT, V2.06 - BETA RELEASE	L = /J+/K ;NAND FUNCTION J K ! L
	S = /M*/N N S
work file: BGATESP.PDS Ext: PDS	; 1 1 1 0
PALASM2 MENU	R = P#/0 + /P#0 ;XOR FUNCTION P 0 ! R ;
Workfile Assemble Programmer interface Cdit Simulate Convert palasmi to palasm2 List Zhal Duit	
delete File print docUment dos coMmand	SIMULATION
	THELE_UN A B C D E F G H J K L M N S P 0 R SETF / A / C / D / F /G / J / K / M / N / P /0 SETF A /C D /F G / J K / M N / P 0 SETF C / D F /G J / K M / N P /0 SETF C D F G J K M N P 0
	This simulation exercises the Basic Gates EQUATION section by evaluating the output for all input combinations.

# A Work Session Using PALASM2 Menu

WORK TILE: DOMIESP.PDS EXT: PDS	Work file: BGATESP.PDS Ext: PDS,XPT,JED
FALASM2         MENU           Workfile         Assemble         Programmer interface           Edit         Simulate         Convert palasmi to palasm2           List         Zhal         Duit           delete File         print docUment           dos coMmand         Gata	PALASM2 MENU Workfile Assemble Programmer interface Edit Simulate Convert palasm1 to palasm2 Directory delete File print docUment dos coMmand
ENTER MENU COMMAND > A	ENTER MENU COMMAND > L
	4 69. 78
	UA 03
	Manual Subi Subi Subi Subi Subi Subi Subi Subi
****	
PALASM Version 2.0 **************	
Please wait. PALASM2 Syntax Checking.	prisch divelkamit das entresed
POLACE EDINITEND U2 04 - DETA DELEASE	
(C) - COPYRIGHT MONOLITHIC MEMORIES INC, 1984	
Source file name [default: specs.dat] :BGATESP.F	PDS BGATESP.PDS BGATESP.VPT
Processing BGATESP.PDS Create error file [default: No] ?	BGATESP. JED
No error file created	
Echo Palasm Desion File to terminal [default: No	1 2
	ENTER A HIGHLIGHTED CHARACTER > X
lease wait, Arton & JEDEC File Generation.	wark (114: 503)
(C) - COPYRIGHT MONOLITHIC MEMORIES INC., 1984	
Hid A MOITDAM AD	
Equation being processed is for output==>> B Equation being processed is for output==>> E	Print doublert Berlint doublert doe consumer Artex WORKFULS - NGATESEPDIS
Equation being processed is for output==>> B Equation being processed is for output==>> E Equation being processed is for output==>> H Equation being processed is for output==>> L	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984
Equation being processed is for output==>> B Equation being processed is for output==>> E Equation being processed is for output==>> H Equation being processed is for output==>> L Equation being processed is for output==>> R	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Title : Basic Gates (Positive)
Equation being processed is for output==>> B Equation being processed is for output==>> E Equation being processed is for output==>> H Equation being processed is for output==>> H Equation being processed is for output==>> S Equation being processed is for output==>> R The fuseplot is stored in ===>BGATESP.*pt	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Title : Basic Gates (Positive) Pattern : BGates.pds Revision : B
Equation being processed is for output==>> B Equation being processed is for output==>> E Equation being processed is for output==>> H Equation being processed is for output==>> H Equation being processed is for output==>> S Equation being processed is for output==>> R The fuseplot is stored in ===>BGATESP.xpt The jedec is stored in ===>BGATESP.jed All done!	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Title : Basic Gates (Positive) Pattern : BGates.pds Revision : B Author : A G Gilbert Company : Monolithic Memories Inc. Spote Class
Equation being processed is for output==>> B Equation being processed is for output==>> B Equation being processed is for output=>> H Equation being processed is for output=>> L Equation being processed is for output=>> R Equation being processed is for output=>> R The fuseplot is stored in ===>BGATESP.xpt The jedec is stored in ===>BGATESP.jed All done! Strike a key when ready	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Title : Basic Gates (Positive) Pattern : BGates.pds Revision : B Author : A G Gilbert Company : Monolithic Memories Inc., Santa Clara, Date : 1/7/85
Equation being processed is for output==>> B Equation being processed is for output==>> E Equation being processed is for output==>> H Equation being processed is for output==>> L Equation being processed is for output==>> R The fuseplot is stored in ===>BGATESP.xpt The jedec is stored in ===>BGATESP.jed All done! Strike a key when ready	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Title : Basic Gates (Positive) Pattern : BGates.pds Revision : B Author : A & G filbert Company : Monolithic Memories Inc., Santa Clara, Date : 1/7/85
Equation being processed is for output==>> B Equation being processed is for output==>> E Equation being processed is for output==>> H Equation being processed is for output==>> L Equation being processed is for output==>> R The fuseplot is stored in ===>BGATESP.yet The jedec is stored in ===>BGATESP.jed All done! Strike a key when ready	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Title : Basic Gates (Positive) Pattern : BGates.pds Revision : B Author : A 6 Gilbert Company : Monolithic Memories Inc., Santa Clara, Date : 1/7/85
Equation being processed is for output==>> B Equation being processed is for output==>> E Equation being processed is for output==>> H Equation being processed is for output==>> L Equation being processed is for output==>> R The fuseplot is stored in ===>BGATESP.xpt The jedec is stored in ===>BGATESP.jed All done! Strike a key when ready	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Title : Basic Gates (Positive) Pattern : BGates.pds Revision : B Author : A G Gilbert Company : Monolithic Memories Inc., Santa Clara, Date : 1/7/85
Equation being processed is for output==>> B Equation being processed is for output==>> E Equation being processed is for output==>> H Equation being processed is for output==>> S Equation being processed is for output==>> S Equation being processed is for output==>> R The fuseplot is stored in ===>BGATESP.xpt The jedec is stored in ===>BGATESP.jed All done! Strike a key when ready	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Title : Basic Gates (Positive) Pattern : BGates.pds Revision : B Author : A G Gilbert Company : Monolithic Memories Inc., Santa Clara, Date : 1/7/85
Equation being processed is for output==>> B Equation being processed is for output==>> E Equation being processed is for output==>> H Equation being processed is for output==>> S Equation being processed is for output==>> S Equation being processed is for output==>> R The fuseplot is stored in ===>BGATESP.xpt The jedec is stored in ===>BGATESP.jed All done! Strike a key when ready	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Title : Basic Gates (Positive) Pattern : BGates.pds Revision : B Author : A G Gilbert Company : Monolithic Memories Inc., Santa Clara, Date : 1/7/85
Equation being processed is for output==>> B Equation being processed is for output==>> E Equation being processed is for output==>> H Equation being processed is for output==>> S Equation being processed is for output==>> R The fuseplot is stored in ===>BGATESP.xpt The jedec is stored in ===>BGATESP.jed All done! Strike a key when ready	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Tile : Basic Gates.pds Revision : B Author : A G Gilbert Company : Monolithic Memories Inc., Santa Clara, Date : 1/7/85
Equation being processed is for output==>> B Equation being processed is for output==>> E Equation being processed is for output==>> H Equation being processed is for output==>> S Equation being processed is for output==>> R The fuseplot is stored in ===>BGATESP.xpt The jedec is stored in ===>BGATESP.jed All done! Strike a key when ready	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Tile : Basic Gates (Positive) Pattern : BGates.pds Revision : B Author : A & G Bilbert Company : Monolithic Memories Inc., Santa Clara, Date : 1/7/85
Equation being processed is for output==>> B Equation being processed is for output==>> E Equation being processed is for output==>> H Equation being processed is for output==>> S Equation being processed is for output==>> R The fuseplot is stored in ===>BGATESP.xpt The jedec is stored in ===>BGATESP.jed All done! Strike a key when ready	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Tile : Basic Gates (Positive) Pattern : BGates.pds Revision : B Author : A & G filbert Company : Monolithic Memories Inc., Santa Clara, Date : 1/7/85
Equation being processed is for output==>> B Equation being processed is for output==>> H Equation being processed is for output==>> H Equation being processed is for output==>> S Equation being processed is for output==>> R The fuseplot is stored in ===>BGATESP.xpt The jedec is stored in ===>BGATESP.jed All done! Strike a key when ready	PALASM XPLOT, V2.06 - BETA RELEASE (C) - COPYRIGHT MONLITHIC MEMORIES INC., 1984 Tile : Basic Gates (Positive) Pattern : BGates.pds Revision : B Author : A 6 Gilbert Company : Monolithic Memories Inc., Santa Clara, Date : 1/7/85

## A Work Session Using PALASM2 Menu

	1ES							
		11	1111	1111	2222	2222	2233	work file: BGATESP.PDS Ext: PDS,XPT,JED
0123	4567	8901	2345	6789	0123	4567	8901	
	0000			0000	0000	0000		PALASM2 MENU
0000	00000	0000	0000	0000	0000	0000	0000	Workfile Assemble Programmer interface Edit Simulate Convert palaret to palar
2 0000	0000	0000	0000	0000	0000	0000	0000	List Zhal Quit
3 0000	0000	0000	0000	0000	0000	0000	0000	Directory delete File
1 0000	0000	0000	0000	0000	0000	0000	0000	print docUment
5 0000	0000	0000	0000	0000	0000	0000	0000	dos coMmand
0000	0000	0000	0000	0000	0000	0000	0000	
More		0000	0000	0000	0000	0000	0000	EIVIER MENU COMMAND >L
		00	00	00	00			
XXXX	XXXX	XX00	XX00	XX00	XX00	XXXX	XXXX	
XXXX	XXXX	XXOO	XXOO	XXOO	XXOO	XXXX	XXXX	
XXXX	XXXX	XXOD	XXDO	XXOO	XXOO	XXXX	XXXX	
0000	0000	0000	0000	0000	0000	0000	0000	
0000	0000	0000	0000	0000	0000	0000	0000	
5 0000	0000	0000	0000	0000	0000	0000	0000	
				0000				
x-x-		00	00	00	00			
XXXX	XXXX	XXOO	XXDD	XXOD	XXOO	XXXX	XXXX	12 STRULATION, VO. GO ALENA FELEASE
0000	0000	0000	0000	0000	0000	0000	0000	BGATESP.PDS
0000	0000	0000	0000	0000	0000	0000	0000	BGATESP. XPT
0000	0000	0000	0000	0000	0000	0000	0000	BGATESP. JED
0000	0000	0000	0000	0000	0000	0000	0000	
0000	0000	0000	0000	0000	0000	0000	0000	
	x	00		00	00			
5		X-00	00	00	00			ENTED A HIGHLICHTED CHADACTED - 1
0000	0000	0000	0000	0000	0000	0000	0000	ENTER A RIGHLIGHTED CHARACTER > J
0000	0000	0000	0000	0000	0000	0000	0000	
Hore								
0000	0000	0000	0000	0000	0000	0000	0000	
0000	0000	0000	0000	0000	0000	0000	0000	
0000	0000	0000	0000	0000	0000	0000	0000	
		0000	0000	0000	0000	0000	5000	PALASM XPLOT, V2.06 - BETA RELEASE
2		00	-x00	-x00	00			(C) - COPYRIGHT MONOLITHIC MEMORIES INC., 1984
	XXXX	XXOD	XXOO	XXOD	XXOO	XXXX	XXXX	
XXXX	0000		1111(1())	0000	0000	0000	0000	Pattern : BGates ode
5 XXXX 0000	0000	0000	0000	0000	CONTRACT	0000	0000	Revision : B
5 XXXX 0000 5 0000 6 0000	0000	0000	0000	0000	0000	0000	0000	Author • A 6 Gilbert
5 XXXX 4 0000 5 0000 6 0000 7 0000	0000	0000	0000	0000	0000	0000	0000	Hachol : H o ortber c
5 XXXX 0000 5 0000 5 0000 7 0000 3 0000	000000000000000000000000000000000000000	0000	0000 0000 0000 0000	0000	0000 0000 0000	0000	0000	Company : Monolithic Memories Inc., Santa Cla
5 XXXX 4 0000 5 0000 5 0000 6 0000 7 0000 3 0000 9 0000	0000 0000 0000 0000 0000	0000 0000 0000 0000 0000	0000	0000 0000 0000 0000	0000 0000 0000	0000 0000 0000	0000	Company : Monolithic Memories Inc., Santa Cla
5 XXXX 4 0000 5 0000 7 0000 9 0000 9 0000 9 0000	0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000	000000000000000000000000000000000000000	0000 0000 0000 0000	0000 0000 0000 -X	0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6
5 XXXX 6 0000 5 0000 7 0000 8 0000 9 0000 9 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	00000 00000 00000 00000 00000 00000 00	0000 0000 0000 0000 0000 00	0000 0000 0000 X-00 -X00	0000 0000 0000 -X X	0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES*
3         XXXX           4         0000           5         0000           6         0000           7         0000           8         0000           9         0000           9         0000           9         0000           9         0000           9         0000           9         0000	000000000000000000000000000000000000000	00000 00000 00000 00000 00000 000000000 00000	00000 00000 00000 00000 00000 00000 00 00	0000 0000 0000 0000 0000 00 0000	0000 0000 0000 0000 X-00 -X00	0000 0000 0000 -x x	0000 0000 0000	PAL12P6 BASIC_GATES* GO*FO*
5 XXXX 6 0000 5 0000 7 00000 7 0000 7 00000 7 0000 7 00000 7 0000 7 00000 7 00000 7 00000 7 00000 7 00000 7 00000 7 00000 7 00000 7 00000000 7 0000000000	0000 0000 0000 0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000 0000	00000 00000 00000 00000 00000 	0000 0000 0000 0000 0000 	0000 0000 0000 0000 X-00 -X00 0000 0000	0000 0000 0000 -X X 0000 0000	0000	PAL12P6 BASIC_GATES* GO*FO* L0000
XXXX     0000	00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 0000 0000 0000 0000 0000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 0000 X-00 -x00 0000 0000	0000 0000 0000 -X X 0000 0000 00	0000 0000 0000 0000 0000 0000 0000	PAL12P6 BASIC_GATES* GO%FO% L0000 1111111011111111111111 0000000000
5         XXXX           6         0000           5         0000           6         0000           7         0000           8         0000           9         0000           9         0000           9         0000           9         0000           9         0000           9         0000           9         0000           6         0000           6         0000           6         0000	000000000000000000000000000000000000000	0000 0000 0000 0000 0000 0000 0000 0000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 0000 X-BB -XBB 0000 0000	0000 0000 0000 -x x 0000 0000 00	0000 0000 0000 0000 0000 0000 0000 0000 0000	PALI2P6 BASIC_GATES* G0*F0* L0000 111111101111111111111 0000000000
5         XXXX           6         0000           5         0000           6         0000           7         0000           8         0000           9         0000	0000 0000 0000 0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000 0000 0000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 X-00 -X00 0000 0000 0000	0000 0000 0000 -x x 0000 0000 00	0000 0000 0000 0000 0000 0000 0000 0000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* L0000 11111101111111111111 00000000000
XXXX     OOOO     OOO     OOO     OOOO     OOOO     OOOO     OOOO     OOOO     OOO     OOOO     OOOO     OOOO     OOOO     OOO     OOOO     OOOO     OOOO     OOO     OOOO     OOOO     OOOO     OOOO     OOOO     OOOO     OOOO     OOOO     OOO     OOOO     OOO     OOOO     OOOO     OOOO     OOOO     OOOO     OOO     OOOO     OOO     OOOO	0000 0000 0000 0000 0000 0000 0000 0000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 0000 0000 0000 0000 0000 0000	0000 0000 0000 -X-00 0000 0000 0000 000	0000 0000 0000 -x x 0000 0000 00	0000 0000 0000 0000 0000 0000 0000 0000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* L0000 111111011111111111111 0000000000
S XXXX 00000 0000 00000 0000 0000 0000 0000 0000 0000 0000 0000 00	0000 0000 0000 0000 0000 0000 0000 0000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 0000 0000 0000 0000 0000 0000	0000 0000 0000 -X-00 -X00 0000 0000 000	0000 0000 0000 -x x 0000 0000 00	0000 0000 0000 0000 0000 0000 0000 0000 0000	PAL12P6 BASIC_GATES* GOMFOW L0000 11111101111111111111 00000000000
5 XXXX 6 0000 5 0000 7 0000 8 0000 9 00000 9 0000 9 00000 9 0000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 000000 9 0000000 9 0000000000	000000000000000000000000000000000000000		00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 -X-00 0000 0000 0000 000	0000 0000 0000 -X X 0000 0000 00	0000 0000 0000 0000 0000 0000 0000 0000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* LOOOO 1111111011111111111111 0000000000
5 XXXX 6 0000 5 0000 7 0000 8 0000 7 0000 8 0000 9 00000 9 0000 9 00000 9 0000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 0000000000	00000 00000 00000 00000 00000 00000 0000			00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 	0000 0000 0000 -X X 0000 0000 00	0000 0000 0000  0000 0000 0000 00	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* L0000 11111110111111111111 0000000000
5 XXXX 6 0000 5 0000 7 0000 8 0000 9 0000 9 0000 9 0000 1 2 0000 5 0000 5 0000 9 0000 1 00000 1 0000 1 00000 1 0000 1 0	00000 00000 00000 00000 00000 00000 0000			00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 -X-00 -X00 0000 0000 000	0000 0000 0000 -x 0000 0000 0000 000	0000 0000 0000 0000 0000 0000 0000 0000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* L0000 111111011111111111111 0000000000
5 XXXX 6 0000 5 0000 7 0000 8 0000 9 0000 9 0000 9 0000 5 0000 5 0000 9 00000 9 0000 9 00000 9 0000 9 00000 9 00000 9 00000 9 0000000 9 00000 9 00000 9 0000000000	0000 0000 0000 0000 0000 0000 0000 0000 0000			00000 00000 00000 	0000 0000 0000 x-00 -x00 0000 0000 0000	0000 0000 0000 -x 0000 0000 0000 000	0000 0000 0000 0000 0000 0000 0000 0000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* L0000 111111011111111111111 0000000000
5 XXXX 6 0000 5 0000 9 00000 9 0000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 000000 9 0000000 9 0000000000	00000 00000 00000 00000 00000 00000 0000			00000 00000 00000 	0000 0000 0000 -X-00 0000 0000 0000 000	0000 0000 0000 x x 0000 0000 00	0000 0000 0000 0000 0000 0000 0000 0000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC GATES* GO*FO* L0000 111111101111111111111 0000000000
5 XXXX 6 0000 5 0000 6 0000 7 0000 7 0000 7 0000 6 0000 7 00000 7 0000 7 00000 7 0000 7 00000 7 0000 7 00000 7 00000 7 000000 7 00000 7 00000 7 0000 7 0000 7 0000 7 0000 7 0000 7 000	00000 00000 00000 00000 00000 00000 0000			00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 x-DB -XDB 00000 00000 00000 00000 00000 00000 xXDB xXDB xXDB 00000 00000 00000	0000 0000 0000 -x x 0000 0000 00	0000 0000 0000 0000 0000 0000 0000 0000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* L0000 111111101111111111111 0000000000
5 XXXX 6 0000 7 0000 8 0000 9 00000 9 0000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 00000 9 000000 9 0000000000	0000 0000 0000 0000 0000 0000 0000 0000 0000			00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 -x x 0000 0000 00	0000 0000 0000 0000 0000 0000 0000 0000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* L0000 111111011111111111111 0000000000
5 XXXX 000000	0000 0000 0000 0000 0000 0000 0000 0000 0000			00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 -x x 0000 0000 00	0000 0000 0000 0000 0000 0000 0000 0000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC GATES* GO*FO* L0000 111111101111111111111 0000000000
XXXX     XXXX     OOOO     More     XXXX     XXXX     OOOO      OOOOO     OOOOO     OOOOO     OOOOO     OOOOO     OOOO     OOOO     OOOO     O	C0000 C000 C000 C00 C000 C000 C000 C00 C00 C000 C000 C00		0000 0000 0000 0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000 0000 0000 0000	00000 00000 00000 X	0000 0000 0000 -x x 0000 0000 00	0000 0000 0000 0000 0000 0000 0000 0000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* L0000 111111011111111111111 0000000000
5 XXXX 6 0000 7 0000 7 0000 7 0000 7 0000 7 0000 7 0000 7 0000 8 0000 7 0000 Mare 7 0000 Mare 7 0000 0 0000 0 0000 0 0000 0 0000 0 0000 0 0000	C0000 C000 C000 C00 C00 C000 C000 C000 C00 C000 C000 C000 C00 C00 C000 C000 C00 C00 C000 C	00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 0000 0000 0000 0000 0000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 X00 00000 00000 00000 00000 00000 00000 0000	0000 0000 0000 -x x 0000 0000 0000 00	0000 0000 0000 0000 0000 0000 0000 0000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* L0000 111111101111111111111 0000000000
5 XXXX 0000 000000		00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 	0000 0000 0000 0000 0000 0000 0000 0000 0000	00000 00000 00000 00000 00000 00000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* L0000 111111011111111111111 0000000000
5 XXXX 5 XXXX 5 0000 1 0000 1 0000 2 0000 2 0000 1 0000 1 0000 1 0000 1 0000 1 0000 1 0000 1 0000 1 0000 0 0000		00000 00000 00000 00000 00000 00000 0000		00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 	0000 0000 -X X 0000 0000 0000 000	00000 00000 00000 00000 00000 00000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC GATES* GO*FO* L0000 111111011111111111111 0000000000
5 XXXX 6 0000 7 0000 7 0000 7 0000 7 0000 7 0000 7 0000 7 0000 8 0000 7 0000 8 0000 8 0000 7 0000 1 0000 0 0000		00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000		00000 00000 00000 00000 00000 00000 0000	00000 00000 -X X 00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* L0000 111111101111111111111 0000000000
5 XXXX 6 0000 7 0000 9 0000 9 0000 9 0000 9 0000 9 0000 9 0000 1 0000 1 0000 1 0000 0 0000		00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000		00000 00000 00000 00000 00000 00000 0000	00000 00000 -x x 00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC_GATES* GO*FO* L0000 111111011111111111111 0000000000
5 XXXX 000000		00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000		00000 00000 00000 		00000 00000 00000 00000 00000 00000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC GATES* GO*FO* L0000 0000000000000000000000000000000
XXXX     Q0000     Q0		00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 	00000 00000 -x 00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC GATES* GO*FO* L0000 111111111111111111111 0000000000
XXXX     COOO     COO     CO	00000 00000 00000 00000 00000 00000 0000		00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000 0000	00000 00000 -x x 000000	00000 00000 00000 00000 00000 00000 0000	Company : Monolithic Memories Inc., Santa Cla PAL12P6 BASIC GATES* GONFOX L0000 111111111111111111111 0000000000

Monolithic III Memories

Monolithic MMI Memories work file: BGATESP.PDS Ext: PDS,XPT,JED BGATESP.PDS BGATESP.JED BGATESP.JED BGATESP.HST PALASM2 MENU Workfile Assemble Simulate Programmer interface Convert palasm1 to palasm2 Edit List BGATESP. TRF Zhal Duit Directory delete File print docUment dos coMmand ENTER MENU COMMAND > S ENTER A HIGHLIGHTED CHARACTER > F Page: 1 gggg A LHHH PALASM2 SIMULATION, VO.00 -- ALPHA RELEASE (C) - COPYRIGHT MONOLITHIC MEMORIES INC., 1985 B HLLL D HULE C LLHH D LHUH E LLUH F LLHH G IJU H TRACE\_ON SETF SETF F LLHH G LHLH SETF SETF H LHHH J LLHH K LHLH END OF SIMULATION L HHHL ==> 4326 bytes Total memory used N LHLH S HLLL Simulation result (History) is in ===>BGATESP.hst Simulation result (Trace) is in ===>BGATESP.trf DODD COLO O POLLHH OD ODDG ODDG ODDG GODG -- More --Strike a key when ready . . . R LHHL work file: BGATESP.PDS Ext: PDS,XPT,JED,HST,TRF work file: BGATESP.PDS Ext: PDS,XPT,JED,HST,TRF PALASM2 MENU PALASM2 MENU Workfile Assemble Simulate Programmer interface Convert palasm1 to palasm2 Workfile Assemble Simulate Programmer interface Convert palasm1 to palasm2 Edit Edit 0000 List Zhal Quit Zhal Quit Directory delete File print docUment dos coMmand Directory delete File print docUment dos coMmand ENTER MENU COMMAND > L ENTER MENU COMMAND > Q Monolithic III Memories 3-6

TITLE PATTERN	Basic Gates (Negative Logic) BGatesn.pds	
REVISION AUTHOR COMPANY DATE	A A G GILBERT Monolithic Memories Inc., Santa Clara, C 1/9/85	CA

;It is worthwhile for the novice PAL designer to compare the number of product terms required to realize these basic functions implemented in negative logic with the same functions implemented in positive logic.

CHIP BASIC\_GATES PAL12P6

C	D	F	G	Μ	N	P	Q	I	GND
J	K	L	R	S	H	E	В	A	VCC

### FOUNTTONS

EQUATIONS				
/B = A	NOT FUNCTION	A	В	
		0	1	
	generative generative	1	0 *	
/E = /C+/D 009 03	; AND FUNCTION	° c	DI	Е
		0	0	0 *
	;	0	1	0 *
	-i	1	0	0 *
		1	1	1 1
/H = /F*/G	OR FUNCTION	F	G	H
	i eus l	0	0	0 *
	1	0	1	1
	T P Loras L	1	0	1
	-CET YASRA -1	10 1	1	1 1
/L = J * K	;NAND FUNCTION	J	K	L
			0	1 1
		0	1	1 1
	-Citation - N	1	ō	1 1
		ī	1	0 *
/S = M+N	;NOR FUNCTION	м	N	S
		0	0	1 1
		0	ĩ	0 *
	1	1	0	0 *
	1	1	1	0 *
/R = P*Q + /P*/Q	;XOR FUNCTION	P	Q	R
	;			
		0	1	1 0 4
		1	0	1 1
		1	1	0 *
	;	1	1	0 *

SIMULATION

TRACE\_ON A B C D E F G H I J K L M N P Q R S

SETF A C D F G J K M N P Q SETF /A /C /F /J /M /P SETF /D /G /K /N /Q SETF C F J M P

### Si

Sir	nula	atio	n R	esu	Its						
F	Page :	1									
	ggg	g									
	A HLL	L									
	C HLL	H H									
	D HHI	T.									
	E HIL	T.									
	F HLL	H									
	G HHL	L									
	H HHL	H									
	I XXX	X									
	J HLL	H									
	K HHI	L.									
	L LHH	H									
	M HLL	T.									
	P HIJ	.H									
	Q HHI	L									
	R LHI	H									
	S LLH	IL.									
XF	PLO	TO	utp	ut							
Tit!	le	: Bas	sic Ga	nde (	(Negat	tive I	Logic)				
Rev	ision	: A	icebii.	pus							
Auth	nor	: A (	Gill	pert							
Com	pany	: Mor	nolith	nic Me	morie	s Ind	Sa	anta (	lara	, CA	
Date	B	: 1/9	9/85								
PAL	12P6										
BAS:	IC_GAT	TES									
						2222	2222	2222			
	0123	4567	8901	2345	6780	0123	4567	2233			
	0123	4007	0901	2345	0709	0125	4507	030T			
0	0000	0000	0000	0000	0000	0000	0000	0000			
1	0000	0000	0000	0000	0000	0000	0000	0000			
2	0000	0000	0000	0000	0000	0000	0000	0000			
3	0000	0000	0000	0000	0000	0000	0000	0000			
4	0000	0000	0000	0000	0000	0000	0000	0000			
5	0000	0000	0000	0000	0000	0000	0000	0000			
6	0000	0000	0000	0000	0000	0000	0000	0000			
7	0000	0000	0000	0000	0000	0000	0000	0000			
			~~~	~~~	~~~	~					
8		X-	00	00	00	00					
10	XXXX	XXXX	XXOO	XXOO	XXOO	XXOO	XXXX	XXXX			
11	VVVV	XXXX	XX00	XX00	XX00	XX00	XXXX	XXXX			
12	0000	0000	0000	0000	0000	0000	0000	0000			
13	0000	0000	0000	0000	0000	0000	0000	0000			
14	0000	0000	0000	0000	0000	0000	0000	0000			
15	0000	0000	0000	0000	0000	0000	0000	0000			
16	X		00	00	00	00		1000			
10	0000	0000	0000	0000	0000	0000	0000	0000			
10	0000	0000	0000	0000	0000	0000	0000	0000			
20	0000	0000	0000	0000	0000	0000	0000	0000			
21	0000	0000	0000	0000	0000	0000	0000	0000			
22	0000	0000	0000	0000	0000	0000	0000	0000			
23	0000	0000	0000	0000	0000	0000	0000	0000			
		v	Voo	00	-	- 00					
24		-X	-X00	00	00	00	VVVV	VVVV			
20	0000	0000	0000	0000	0000	0000	0000	0000			
27	0000	0000	0000	0000	0000	0000	0000	0000			
~ /	0000	0000	0000	0000	0000	0000	0000	0000			

 
 40
 ---- --00
 --00
 --00
 X-00
 X--- 

 41
 ---- --00
 -00
 -00
 -X00
 X-- 

 42
 0000
 0000
 0000
 0000
 0000
 0000
 0000

 43
 0000
 0000
 0000
 0000
 0000
 0000
 0000

 44
 0000
 0000
 0000
 0000
 0000
 0000
 0000

 45
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 00000
 0000
 0000

Monolithic III Memories

3-7

### **Basic Gates (Negative Logic)**

-00 --00 --00 --00 --X- --X-48 49 XXXX XXXX XXOO XXOO XXOO XXOO XXXX XXXX 50 XXXX XXXX XXOO XXOO XXOO XXOO XXXX XXXX 51 XXXX XXXX XXOO XXOO XXOO XXOO XXXX XXXX 54 0000 0000 0000 0000 0000 0000 0000 55 0000 0000 0000 0000 0000 0000 0000 
 56
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0000
 0 59 0000 0000 0000 0000 0000 0000 0000 60 0000 0000 0000 0000 0000 0000 0000 0000 63 0000 0000 0000 0000 0000 0000 0000 Logic Symbol OUTPUT PINS: 111111 345678 POLARITY FUSE: XXXXXX C 1 20 VCC TOTAL FUSES BLOWN: 203 19 A D 2 F 3 D 18 B **JEDEC Output** TD Mosolithic Hemories Inc., Santa Clars, Ch. G 4 17 E -D AND M 5 16 H Title : Basic Gates (Negative Logic) Pattern : BGatesn.pds OR GATE Revision : A N 6 15 S Revision : A Author : A G Gilbert Company : Monolithic Memories Inc., Santa Clara, CA TD ARRAY P 7 TD 14 R Date : 1/9/85 0 8 PAL12P6 1)D 13 L PAL12P6 BASIC\_GATES\* G0\*F0\* L0000 1 9 12 K L0000 GND 10 11 1110111111111111111111111111111 111111111110111111111111 11111111111111110101111111 11111111111111010111111 000000 Monolithic

### Four-to-Sixteen Decoder

PAL Device Design Spe	cification	<b>Simulation Results</b>	PAL Device Design S
Title 4tol6 Decoder attern 4-16DEC.PDS Revision A Nuthor Mehrnaz Hada Sompany Monolithic Memories, Sant Date 1/9/85	a Clara, CA	Page : 1 gggggggggg gg D LLLLHLLLLL LL B LLHHHHLLL LL C LLLHHHLLLL LL A LHHHHHHLL LL OO LHHHHHHHLH HH	.7162.6 PC 7/0 Baginar Pritosin Vestoride Baviation X Autorit A 0 ellburt Cosarox inonification Prescrime Ind., 64 000.2 V/0/68
CHIP Decoder PAL6L16		Q1 НІННННІНН НН Q2 НННННННІНН НН	
Q0 Q1 Q2 A B C D EN1 EN2 Q3 Q4 GND	Q5 VCC	Q3 ННІННИЛНИ НН Q4 ННИННИНИ НН	
EQUATIONS		Q5 НННННННН НН Q6 НННННННН НН	
/Q0 = /D*/C*/B*/A* EN1* EN2	;Decode 0000	Q7 НННІНІННИ НИ Q8 НННИННИНИ НИ	
(Q1 = /D*/C*/B* A* EN1* EN2) (Q2 = /D*/C* B*/A* EN1* EN2) (Q3 = /D*/C* B* A* EN1* EN2) (Q4 = /D*C*/B*/A* EN1* EN2)	;Decode 0001 ;Decode 0010 ;Decode 0011 ;Decode 0100	Q9 ининининин ин Q10 ининининин ин Q11 ининининин ин Q12 ининининин ин O12 ичичичичи ич	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	;Decode 0110 ;Decode 0111 ;Decode 1000	Q14 нинининин ни Q15 ниницинини ни	
/Q9 = D*/C*/B* A* EN1* EN2 /Q10 = D*/C* B*/A* EN1* EN2	;Decode 1001 ;Decode 1010		
Q11 = D*/C* B* A* EN1* EN2 /Q12 = D* C*/B*/A* EN1* EN2 /Q13 = D* C*/B* A* EN1* EN2 /Q14 = D* C* B*/A* EN1* EN2 /Q14 = D* C* B*/A* EN1* EN2	;Decode 1011 ;Decode 1100 ;Decode 1101 ;Decode 1110	XPLOT Output	
VOID = DA CA RA VA FUIA FUS	; pecode IIII	Title : 4tol6 Decoder Pattern : 4-16DEC.PDS Revision : A	Author : Mehrnaz Hada Company : Monolithic Memories, Date : 1/9/85
TRACE ON D B C A 00 01 02 03 04 05	06 07 08 09 010	PAL6L16 DECODER	
Q11 Q12 Q13 Q14 Q15		* 11 ···· *** ***	
SETF /D /C /B /A EN1 EN2 SETF A		0123 4567 8901	
SETF B SETF C SETF D SETF /D		0 -x-x -x-x x-x- 1 x-x- x-x- x-x- 2 xx -x-x x-x- 3 -xxx-x x-x-	
SETF /C SETF /B		4 -XX- X-X- X-X- 5 XX X-X- X-X-	
SETF /A SETF /EN1	;Set outputs to high	6 -X-X X-X- X-X- 7 X-XXX- X-X-	
SETF /EN1	;Set outputs to high	9 XX -XX- X-X- 10 -XXX- X-X-	
The 4 to 16 decoder, decodes four ; into one of 16 mutually exclusive	binary decoded inputs outputs, whenever the	11 X-XX-X X-X- 12 X-X- XX X-X-	
two enable lines EN1 and EN2 are h of the enable lines are low the out	high. When one or both	13 -XX- XX X-X- 14 -X-X XX X-X-	CENTROCHURD - ANAMARATINA
high values.	iopato are are bee to	15 XX XX X-X-	
		TOTAL FUSES BLOWN: 96	
	And second special cards	Greenouters, Sector	
	Logic Symbol		
	00 1-0-	24 VCC	
		-D-23 Q15	
		-D222 Q14	
		-D 22 014 -D 21 013	
		-D-22 014 -D-21 013 -D-20 012	
	01 2 - C+ 02 3 - C+ A 4 B 5 C 6 A	-D-22 014 -D-21 013 -D-20 012	
	C1 2 C A C2 3 C A A 4 B 5 C 6 A A B A A A A A A A A A A A A A	-D-22 014 -D-21 013 -D-20 012 N0 TE -D-19 011 NAY -D-18 010	
	C1 2 - C+ C2 3 - C+ A 4 - A B 5 - A C 6 - A A A A A B 5 - A A A A A A A A A A A A A A A	HU HA HA HA HA HA HA HA HA HA HA HA HA HA	
	C1 2 - C+ C2 3 - C+ A 4 B 5 C 6 A A A A A A A A A A A A A A A	ND TE TE TE TE TE TE TE TE TE TE	

Monolithic III Memories

D-14 Q6

-D-13 Q5

03 10-0--D-11 04.19-04 11-C-

GND 12

Title PC I/O Mapper Pattern MemIO.pds Revision A Author A G Gilbert Monolithic Memories Inc., Santa Clara, CA Company Date 1/8/85

Personal computers which are hardware compatible with the jubiquitous IBM PC share this I/O map.

CHIP PC IO PAL8L14

NC NC A9 A8 A7 A6 A5 A4 A3 AEN /CSMONOCHRMAD GND /CSGAMBIOAD /CSGOLORAD /CSFRINTERAD /CSSTLOPPIAD /CSRS232AD /CSNMIMKRG /CSDMAPGK0 /CSPPICHIP /CSTIMERCHIP /CSIMICCHIP /CSDMACCHIP VCC

;DMA controller

;Interupt controller ;Chip select ;HEX address 020-021

;DMA page register ;Chip select ;HEX address 080-083

;NMI mask register ;Chip select ;HEX address OAX

;RS 232 module ;Device select ;HEX address 3F8-3FF

;5.25 floppy disk module ;Device select ;HEX address 3F0-3F7

;Parallel printer module ;Device select ;HEX address 378-37F

;Color graphics video module ;Device select ;HEX address 3D0-3DF

;Game I/O module ;Device select ;HEX address 200-20F

:Monochrome video module

;Device select ;HEX address 3B0-3BF

;Chip select ;HEX address 000-00F

;Chip select ;HEX address 040-043 ;Parallel peripheral interface

;Chip select ;HEX address 060-063

:Timer

Equations

CSDMACCHIP = /A9\*/A8\*/A7\*/A6\*/A5 \* /A4\*/AEN

CSINTCCHIP = /A9\*/A8\*/A7\*/A6\*A5 \* /A4\*/A3\*/AEN

CSTIMERCHIP = /A9\*/A8\*/A7\*A6\*/A5 \* /A4\*/A3\*/AEN

CSPPICHIP = /A9\*/A8\*/A7\*A6\*A5 \* /A4\*/A3\*/AEN

CSDMAPGRG = /A9\*/A8\*A7\*/A6\*/A5 \* /A4\*/A3\*/AEN

CSNMIMKRG = /A9\*/A8\*A7\*/A6\*A5 \* /A4\*/AEN

CSRS232AD = A9\*A8\*A7\*A6\*A5 \* A4\*A3\*/AEN

CS5FLOPPYAD = A9\*A8\*A7\*A6\*A5 \* A4\*/A3\*/AEN

CSPRINTERAD = A9\*/A8\*/A7\*A6\*A5 \* A4\*A3\*/AEN

CSCOLORAD = A9\*A8\*A7\*A6\*/A5 \* A4\*/AEN

CSGAMEIOAD = A9\*/A8\*/A7\*/A6\*/A5 \* /A4\*/AEN

CSMONOCHRMAD = A9\*A8\*A7\*/A6\*A5 \* A4\*/AEN

#### SIMULATION

TRACE\_ON A9 A8 A7 A6 A5 A4 A3 AEN /CSMONOCHRMAD /CSGAMEIOAD /CSCOLDRAD /CSFRINTERAD /CSSFLOPFYAD /CSRI232AD /CSMMIMKRG /CSMAPGRG /CSFPICHIP /CSTIMERCHIP /CSIMICKIP /CSIMACCHIP SETF AEN SETF /A9 /A8 /A7 /A6 /A5 /A4 /A3 /AEN SETF A5 SETF A6 SETF /A5 A7

A7 A6 A5 A4 A4 XLLLLLHIHL LL AEN HLLLLLLLL LL /CSMONOCHRMAD HHHHHHHHH HL /CSGAMEIOAD /CSCOLORAD /CSCOLORAD /CSPRINTERAD /CS5FLOPPYAD CSRS232AD /CSRS232AD /CSNMIMKRG /CSDMAPGRG /CSPPICHIP /CSTIMERCHIP HHHHHHHHHHH /CSINTCCHIP HHLHHHHHH HH /CSDMACCHIP HLHHHHHHHH HH

A9 AS

### **XPLOT** Output

-----Page : 1

ХГГГГГГННН ГН ХГГГГГГННН НН дддддддддд дд

XI.L.I.HHHHHHH LH

XLLHHHLHHH LL XLHHLHHHHL LH

XLLLLHHHHH LH

нинининии ги

НИННИННИИ, НИ нининини ин инининини ин

НИННИНИТИИ НИ

нининини ни

НИНИНИНИИ ИН ИНИНИНИНИИ ИН

: PC I/O Mapper Title Pattern : MemIO.pds Revision : A Author : A G Gilbert Company : Monolithic Memories Inc Date : 1/8/85

PAL8L14 PC IO

o xxxx xxxx xxxx xxxx

11 1111 0123 4567 8901 2345

 $\begin{array}{l} 0 \hspace{0.5mm} \text{XXXX} \hspace{0.5mm} \text{XXX} \hspace{0.5mm} \text{XX} \hspace{0.5$ 

TOTAL FUSES BLOWN: 101

Logic Symbol

NC 1 24 VCC SETF /A5 A7 SETF A4 /A6 SETF A9 A8 A7 A6 A5 A4 A3 SETF /A3 SETF /A5 SETF /A4 /A6 /A7 /A8 SETF /A4 /A6 /A7 /A8 23 CSDMACCHIP NC 2  $\cap$ P A9 3 22 CSINTCCHIP D A8 4 21 CSTIMERCHIP D A7 5 20 CSPPICHIP D AND A6 6 19 CSDMAPGRG GATE 18 CSNMIMKRG A5 7 A4 8 17 CSRS232AD D 16 CS5FLOPPYAD A3 9 D AEN 10 15 CSPRINTERAD 14 CSCOLORAD CSMONOCHRMAD 11 D GND 12 13 CSGAMEIOAD D

TITLE PATTERN REVISION AUTHOR	4:1 MUX MUX4.PDS I A John Birkner	2 : egirs Fisioreoutry Inflictuation contract Informatication
COMPANY DATE	Monolithic Memories Inc. Santa Clara 1/8/85	, CA
;	The four to one multiplexor routes one INPUTONINPUT3n, to the output, OUTPUT	of four 4-bit nibbles, T0OUTPUT3
CHIP MUX INPUTOO INPUTIO INPUT2O INPUT23 OUTPUTO INPUT33	(4 PAL18P4 INFUT01 INFUT02 INFUT03 INFUT11 INFUT12 INFUT13 INFUT21 INFUT22 GRD INFUT30 INFUT31 INFUT32 OUTFUT1 OUTFUT2 OUTFUT3 SELECT0 SELECT1 VCC	
EQUATION	IS I	
OUTPUTO	= INPUTO0 * /SELECT1 * /SELECT0 + INPUTO1 * /SELECT1 * SELECT0 + INPUTO2 * SELECT1 * /SELECT0 + INPUTO3 * SELECT1 * SELECT0	;SEL 0 ;SEL 1 ;SEL 2 ;SEL 3
OUTPUTI	= INPUT10 * /SELECT1 * /SELECT0 + INPUT11 * /SELECT1 * SELECT0 + INPUT12 * SELECT1 * /SELECT0 + INPUT13 * SELECT1 * SELECT0	;SEL 0 ;SEL 1 ;SEL 2 ;SEL 3
OUTPUT2	<pre>= INPUT20 * /SELECT1 * /SELECT0 + INPUT21 * /SELECT1 * SELECT0 + INPUT22 * SELECT1 * /SELECT0 + INPUT23 * SELECT1 * SELECT0</pre>	;SEL 0 ;SEL 1 ;SEL 2 ;SEL 3
OUTPUT3	= INPUT30 * /SELECT1 * /SELECT0 + INPUT31 * /SELECT1 * SELECT0 + INPUT32 * SELECT1 * /SELECT0 + INPUT33 * SELECT1 * SELECT0	;SEL 0 ;SEL 1 ;SEL 2 ;SEL 3
SIMULATI	CON	
TRACE_ON INPUTOO INPUTIO INPUTIO INPUTIO SELECTI OUTPUTO	INPUTO1 INPUTO2 INPUTO3 INPUT11 INPUT12 INPUT13 INPUT21 INPUT22 INPUT23 INPUT31 INPUT32 INPUT33 SELECT0 OUTPUT1 OUTPUT2 OUTPUT3	
SETF	/SELECT1 /SELECT0	
SETF	/INPUTOO /INPUTO1 /INPUTO2 /INPUTO3 /INPUTIO /INPUTI1 /INPUT12 /INPUT13	CLEAR ALL INPUTS
	/INPUT20 /INPUT21 /INPUT22 /INPUT23 /INPUT30 /INPUT31 /INPUT32 /INPUT33	
SETF	INPUTOO INPUTIO INPUT20 INPUT30	SET SELECTED NIBBLE
SETF	INPUTOO INPUTOI INPUTO2 INPUTO3 INPUTIO INPUTI1 INPUT12 INPUT13 INPUT20 INPUT21 INPUT22 INPUT23 INPUT30 INPUT31 INPUT32 INPUT33	;SET ALL INPUTS
SETF	/INPUTOO /INPUTIO /INPUTIO /INPUTIO	CLEAR SELECTED NIBBLE
SETF	/SELECT1 SELECT0	;SELECT ADDRESS 1
SETF	/INPUTOO /INPUTOI /INPUTO2 /INPUTO3 /INPUTIO /INPUTI1 /INPUTI2 /INPUTI3 /INPUT20 /INPUT21 /INPUT23 /INPUT33 /INPUT30 /INPUT31 /INPUT32 /INPUT33	
SETF	INPUTOL INPUTLL INPUT21 INPUT31	;SET SELECTED NIBBLE
SETF	INFUTOO INFUTOI INFUTO2 INFUTO3 INFUTIO INFUTI1 INFUTI2 INFUTI3 INFUT20 INFUT21 INFUT22 INFUT23 INFUT30 INFUT31 INFUT32 INFUT33	;SET ALL INPUTS
SETF	/INPUTO1 /INPUT11 /INPUT21 /INPUT31	CLEAR SELECTED NIBBLE
SETF	SELECT1 /SELECTO	;SELECT ADDRESS 2
SETF	/INPUTOO /INPUTO1 /INPUTO2 /INPUTO3 /INPUT10 /INPUT11 /INPUT12 /INPUT13 /INPUT20 /INPUT21 /INPUT22 /INPUT23 /INPUT30 /INPUT31 /INPUT32 /INPUT33	CLEAR ALL INPUTS
SETF	INPUTO2 INPUT12 INPUT22 INPUT32	;SET SELECTED NIBBLE
SETF	INPUTOO INPUTOI INPUTO2 INPUTO3 INPUTIO INPUTI1 INPUTI2 INPUTI3 INPUT20 INPUT11 INPUT22 INPUT23 INPUT30 INPUT31 INPUT32 INPUT33	;SET ALL INPUTS
SETF	/INPUT02 /INPUT12 /INPUT22 /INPUT32	CLEAR SELECTED NIBBLE
SETF	SELECT1 SELECTO	;SELECT ADDRESS 3
SETF	/INPUT00 /INPUT01 /INPUT02 /INPUT03 /INPUT10 /INPUT11 /INPUT12 /INPUT13 /INPUT20 /INPUT21 /INPUT22 /INPUT23 /INPUT30 /INPUT31 /INPUT32 /INPUT33	CLEAR ALL INPUTS

SETF	INPUTO3	INPUT13	INPUT23	INPUT33	;SET SELI	ECTED NIBBLE
SETF	INPUTOO INPUTIO INPUT2O INPUT3O	INPUT01 INPUT11 INPUT21 INPUT31	INPUT02 INPUT12 INPUT22 INPUT32	INPUT03 INPUT13 INPUT23 INPUT33	;SET ALL	INPUTS
SETF	/INPUT03	/INPUT13	/INPUT23	/INPUT33	;CLEAR SI	ELECTED NIBBI
Sim	ulatio	n Res	ults			
Pac	ge: 1					
	dddd	aaaaaa aa	aaaaaaaa			
II	PUTOO XLHH	HHLHHL LL	LHHHLLHH			
II	PUTO2 XLLH	HHLLHH HL	HHLLLLHH			
II	PUTO3 XLLH	HHLLHH HL	LHHHLHHL			
II	PUTIO XLHH	LLLLHH HL	LHHHLLHH			
TI	VPUTII XLLH	HHLLHH HI	HHILLHH			
II	VPUT13 XLLH	HHLLHH HL	LHHHLHHL			
I	PUT20 XLHH	ILLLINH HL	LHHHLLHH			
II	VPUT21 XLLH	HHLHHL LL	LHHHLLHH			
T	VPUT22 XLLH	HHLLHH HL	THHHT.HHT.			
II	NPUT30 XLHH	LLLLHH HI	LHHHLLHH			
I	NPUT31 XLLH	HHLHHL LL	LHHHLLHH			
I	NPUT32 XLLH	HHLLHH HI	HHLLLLHH			
S	ELECTI LLLI	LLLLL HH	НННННННН			
S	ELECTO LLLI	LHHHHH LI	LLLHHHHH			
0	UTPUTO XLHH	ILHLHHL HI	HHLHLHHL			
0	UTPUT1 XLHH	ILHLHHL HI	MMLHLHHL			
0	UTPUT3 XLHH	ILHLHHL HI	HHLHLHHL			

Logic Symbol

PAL18P4A INPUT00 1 24 VCC INPUT01 2 23 SELECT1 INPUT02 3 22 SELECTO INPUT03 4 21 INPUT33 INPUT10 5 20 OUTPUT3 AND NOR GATE ARRAY INPUT11 6 D-19 OUTPUT2 D-INPUT12 7 18 OUTPUT1 Ţ)D-INPUT13 8 17 OUTPUT0 INPUT20 9 16 INPUT32 INPUT21 10 15 INPUT31 INPUT22 11 14 INPUT30 GND 12 13 INPUT23

Monolithic III Memories

### Simulation Results

TITLE 4:1 MUX PATTERN MUX4A.PDS REVISION A AUTHOR ANNOITHIE MEMORIAL COMPANY MONOLITHIE MEMORIAL DATE 1/6/85 The four to one mu INFUT[0,1].INFUT[ This example illus save typing and im CHIP MUX4A PAL18P4 INFUT[2,3] INFUT[2,02] EQUATIONS	ies Inc. Santa ltiplaxor routd drates the use prove accuracy. 2] GND OUTPUT[03]	Clara, Ci es one of itput, OU of high INPUT[	four 4-bit nib fpur(0).oUTPUT level macros to 3,3] SELECT[0	bles, [J].	Page : 1 gggggggg INPUTOO XLHHLLLH INPUTOO XLHHLLHH INPUTOO XLLHHLLHH INPUTOO XLLHHLLHH	HUNHWHWHWH HIWHHWHWH HIWHITTHH HIWHITTHH HIWHITTHH HIWHITTHH HIWHITTHH HIWHITTHH HIWHITTHH HIWHITHH HIWHITHH HIWHITHH HIWHITHH HIWHITHH HIWHITHH HIWHITHH HIWHITHH HIWHITHH HIWHIWHWHWH HIWHIWHWHWH HIWHIWHWHWH	
OUTPUT[m=03] = OR [n=0	3] (INPUT[m,n]	* BIN[n]	( SELECT[0] SE	LECT[1]	OUTPUTO XLHHLHLHHL	HLHHLHHHH	
SIMULATION		Cittaria Pas.	LINGLED SPITSH LINGLED SUTOR		OUTPUT1 XLHHLHLHHL OUTPUT2 XLHHLHLHHL	HLHHLHLHHL	
TRACE_ON INPUT[03,03]	SELECT[01] O	JTPUT[0	3] mility of the		OUTPOTS XLAHLALAAL	HENHERENE	
FOR N:=0 TO 3 DO BEGIN SETF BIN[n](SELEC SETF /INPUT[03, SETF INPUT[03, SETF INPUT[03] SETF /INPUT[03] END	CT[1] SELECT[0] 03] 03] 03] 03]	) ;;;;	SELECT ADDRESS CLEAR ALL INPUT SET SELECTED SET ALL INPUT CLEAR SELECTED	NIBBLE NIBBLE NIBBLE			
			SELECTO		7		
			SELECT1	4:1 MULTIPLEXER	OUTPUT0  OUTPUT1  OUTPUT2  OUTPUT3		
			INPUT3>		entry distribution with		
					STORY - TTY LINE		
(23) SELECTI							
			EPTURI		S BRERICK TOSTER		

P

### **PAL Device Design Specification**

Title Octal\_Comparator Pattern OctComp.pds Revision A Author Mehrnaz Hada Company Monolithic Memories Inc., Santa Clara,CA

Date 1/29/85

;The octal comparator establishes when two 8-bit data ;strings (A7-A0) and (B7-B0) are equivalent (EQ=H) or ;equivalent (NE=H).

#### CHIP OctalComparato PAL16C1

A7 A0 B0 A1 B1 A2 B2 A3 B3 GND A4 B4 A5 B5 EQ NE A6 B6 B7 VCC

#### EQUATIONS

NE	-	A0*/B0	+	/A0*	BO		;A0	:+:	BO	
	+	A1*/B1	+	/A1*	Bl		;A1	:+:	Bl	
	+	A2*/B2	+	/A2*	B2		;A2	:+:	B2	
	+	A3*/B3	+	/A3*	B3		;A3	:+:	B3	
	+	A4*/B4	+	/A4*	B4		;A4	:+:	B4	
	+	A5*/B5	+	/A5*	B5		;A5	:+:	B5	
	+	A6*/B6	+	/A6*	B6		;A6	:+:	B6	
	+	A7*/B7	+	/A7*	B7		;A7	:+:	B7	

SIMULATION

TRAC	E_ON	A7 1 B7 1	A6 A9	5 A4 5 B4	A3 1 B3 1	A2 A3 B2 B3	L AO L BO	NE		
SETF	A7 /B7	/A6 /B6	/A5 /B5	/A4 /B4	/A3 /B3	/A2 /B2	/A1 /B1	/A0 /B0	;A7=H,	B7=L
SETF	/A7	AG	33.3	1111	1 1428	1	1	H	:A6=H.	B6=L
SETF	/A6	A5							; A5=H.	B5=L
SETF	/A5	A4							; A4=H,	B4=L
SETF	/A4	A3							; A3=H,	B3=L
SETF	/A3	A2							;A2=H,	B2=L
SETF	/A2	Al							;Al=H,	B1=L
SETF	/Al	AO							;A0=H,	BO=L
SETF	/A7 87	/A6	/A5	/A4	/A3	/A2	/A1	/A0	;A7=L,	B7=H
SETF	/B7	B6							;A6=L,	B6=H
SETF	/B6	B5							;A5=L,	B5=L
SETF	/B5	B4							;A4=L,	B4=H
SETF	/B4	B3							;A3=L,	B3=H
SETF	/B3	B2							;A2=L,	B2=H
SETF	/B2	B1							;Al=L,	Bl=H
SETF	/B1	BO							;A0=L,	BO=H
SETF	/B0								;Test	all L's
SETF	A7 .	Аб А	5 A4	A3 /	A2 A	1 A0			;Test	all H's
	B7 1	B6 B!	5 B4	B3 1	B2 B	L BO				
SETF	/A7 /B7	A6 , B6 ,	/A5 / /B5 H	A4 /1 34 /1	A3 A3 B3 B3	2 /A:	L AO L BO		;Test	even one
SETF	A7 , B7 ,	/A6 1	A5 /1 B5 /1	4 A:	3 /A:	2 A1 2 B1	/A0 /B0		;Test	odd ones

#### ;Function Table for PALASM1

; A7 A6 A5 A4 A3 A2 A1 A0 B7 B6 B5 B4 B3 B2 B1 B0 NE EQ

;;	Input A 76543210	Input B 76543210	Outputs NE EQ	Comments
;	HLLLLLL	LLLLLLLL	H L	A7=H, B7=L
;	LHLLLLL	LLLLLLL	H L	A6=H, B6=L
7	LLHLLLLL	LLLLLLL	H L	A5=H, B5=L
;	LLLHLLLL	LLLLLLL	H L	A4=H, A5=L
;	LLLLHLLL	LLLLLLL	H L	A3=H, B3=L
;	LLLLHLL	LLLLLLL	H L	A2=H, B2=L
;	LLLLLHL	LLLLLLL	H L	Al=H, Bl=L
;	LLLLLLH	LLLLLLL	H L	AO=H, BO=L
;	LLLLLLL	HLLLLLL	H L	A7=L, B7=H
;	LLLLLLL	LHLLLLLL	H L	A6=L, B6=H
;	LLLLLLL	LLHLLLLL	H L	A5=L, B5=H
;	LLLLLLL	LLLHLLLL	H L	A4=L, B4=H
;	LLLLLLL	LLLLHLLL	H L	A3=L, B3=H
;	LLLLLLL	LLLLHLL	H L	A2=L, B2=H
;	LLLLLLL	LLLLLLHL	H L	Al=L, Bl=H
;	LLLLLLL	LLLLLLH	H L	AO=L, BO=H
;	LLLLLLL	LLLLLLL	L H	Test all L'S
;	ннннннн	ннннннн	LH	Test all H'S
;	HLHLHLHL	HLHLHLHL	L H	Test even checkerboard
1	LHLHLHLH	LHLHLHLH	L H	Test odd checkerboard
;				

# Simulation Results

age	: 1				
	adadadada	ddddddddd			
A7	HLLLLLLLL	LLLLLLHLH			
AG	LHLLLLLLL	LLLLLLHHL			
A5	LIHLLLLLL	LLLLLLHLH			
A4	LLIHLLLLL	LLLLLLHHL			
A3	LILIHILLI	LLLLLLHLH			
A2	LILLHILLL	LLLLLLHHL			
A1	LLLLLHLLL	LLLLLLHLH			
AO	LLLLLLHLL	LLLLLLHHL			
NE	нннннннн	HHHHHHLLLL			
B7	T.T.T.T.T.T.T.HI.	LLLLLLLHLH			
B6	LILLLLLLLL	LLLLLLHHL			
B5	LILLLLLLL	HLLLLLLHLH			
B4	LLLLLLLLLL	THLLLLHHL			
B3	LILLLLLLLL	LIHILLIHH	1		
B2	LILLLLLLLLL	LI.I.HI.I.I.HHI.			
BI	LILLLLLLLL	LILIHILHIH			
BO	TTTTTTTTTT	T.T.T.T.HT.HHT.			
20	DDDDDDDDDD				





TAL PERICE PESIGI OPECITICATION Title 3to8 Dmux TRACE\_ON /OC /CLR /PR /LD POL TOG C B A Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 Pattern 3to8Dmux.pds A Mehrnaz Hada Revision A Author ;Clear SETF OC CLR PR LD POL /TOG Company Monolithic Memories Inc., Santa Clara, CA CLOCKF CLK SETF /CLR CLOCKF CLK 1/29/85 Date ;Preset ;The 3-to-8 demultiplexer with control storage provides a ;conventional 8-bit demux function combined with control ;storage functions!load true.load complement, hold, toggle, ;polarity, clear and preset. Five inputs(/LD,/CLR,/PR,POL, ;TOG) select one of six operations. The six operations are ;summarized in the following operations table: SETF /PR /C /B /A CLOCKF CLK ;Load 0 SETF A CLOCKF CLK ;Load 1 CLOCKF CLK SETF B /A CLOCKF CLK SETF A CLOCKF CLK ;Load 2 ;Load 3 ;Control Functions Polarity Inputs Outputs ;/OC CLK /CLR /PR /LD POL TOG ABC Q7-Q0 Hold is is of of Q7-Q0 Operation SETF /LD SETF TOG ;Toggle polarity HI-Z ; H Z х X X X X х CLOCKE CLK : L C L x X X X X L Clear ;Toggle polarity CLOCKF CLK ; L C L X XX X н PRESET L H I Load true : L C H H MUX ;Load 0 complement SETF / POL LD /C /B /A C H H L L XLH /MUX Load COMP L I CLOCKF CLK L C H H H H Х XX 0 Hold SETF A CLOCKF CLK ;Load 1 complement Tog polarity L H H x 1Q ;Test HI-Z SETF /OC CLOCKF CLK CHIP 3to8Dmux PAL16R8 CLK /CLR /PR A B C /LD POL TOG GND /DC Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 VCC ;Function Table for PALASM1 :/OC CLK /CLR /PR /LD POL TOG C B A Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 EQUATIONS Control Functions Polarity Input Output ;/OC CLK /CLR /PR /LD POL TOG CBA Q7----Q0 Comments /00 := CLR ;Clear 00 \_\_\_\_\_ - CLR + /PR\* LD\*/POL\*/C\*/B\*/A + /PR\* LD\* POL\* A + /PR\* LD\* POL\* B + /PR\* LD\* POL\* C ;Decode 000 ;Load true ----н XXX LLLLLLL Clear L ; L C L L L H L XXX ннннннн PRESET L C H L L ;Load true ;Load true LLLLLLH Load 0 Τ. C H H L H X L c H H L H X LLH T.T.T.T.T.T.HT. Load 1 + /PR\*/LD\*/TOG\*/Q0 + /PR\*/LD\* TOG\* Q0 ;Hold LLLLHLL Load 2 ;Toggle polarity : T. C H H L H H X LHL L C L LHH HLL T.T.T.T.HT.T.T. Load 3 H H Load 3 Load 4 Load 5 Load 6 Load 7 Hold 7 LLLHLLLL ;Clear Ql ;Decode 001 L H H H L H X /Q1 := CLR 00000 LIHLLLLL CLR + /PR\* LD\*/POL\*/C\*/B\* A
+ /PR\* LD\* POL\* /A
+ /PR\* LD\* POL\* A
+ /PR\* LD\* POL\* B
+ /PR\* LD\* POL\* C
+ /PR\*/LD\*/TOG\*/Q1
/TOT/TOT/TOT/C\*/Q1 L H L H HLH HHL LLH X L L H H H H H ;Load true H XL HHH HLLLLLL ;Load true HLLLLLLL L H H х XXX ;Load true c H x H XXX LHHHHHHH Hold H ;Hold Hold HLLLLLLL L L C C H H H X H XXX ;Toggle polarity + /PR\*/LD\* TOG\* Q1 H L L X LLL HHHHHHHL Load 0 Load 1 HHHHHHLH ; L ; L H H H H τ. /Q2 := CLR + /PR\* LD\*/POL\*/C\* B\*/A + /PR\* LD\* POL\* A + /PR\* LD\* POL\* /B :Clear 02 C H Τ. X LLH 00000000 H ĩ L LHL HHHHHLHH Load 2 ;Decode 010 Load 3 ; L ; L H Τ. Τ. x LHH HHHHLHHH :Load true Load 4 Load 5 L L X HLL HHHLHHHH H ;Load true L H H H τ. T. x HLH HHLHHHHH + /PR\* LD\* POL\* C ;Load true НІ.НННННН І.НННННННН ĩ Х Load 6 H L HHL : L + /PR\*/LD\*/TOG\*/Q2 + /PR\*/LD\* TOG\* Q2 :Hold ; L H H T. T. X HHH Load 7 ;Toggle polarity LHHHHHHHH HLLLLLL Hold 7 Hold H H H x L XXX : L H L C H H H H х H XXX ;Clear Q3 ;Decode 011 /Q3 := CLR LHHHHHHH x H XXX Hold = CLR + /PR\* LD\*/POL\*/C\* B\* A + /PR\* LD\* POL\* /A + /PR\* LD\* POL\* /B + /PR\* LD\* POL\* C C X : L XXX ZZZZZZZ Test HI-Z ; H X X X x x ;Load true :Load true ;Load true + /PR\*/LD\*/TOG\*/Q3 + /PR\*/LD\* TOG\* Q3 :Hold ;Toggle polarity ;Clear Q4 /Q4 := CLR + /PR\* LD\*/POL\* C\*/B\*/A ;Decode 100 ;Load true + /PR\* LD\* POL\* + /PR\* LD\* POL\* + /PR\* LD\* POL\* B + /PR\* LD\* POL\*/C A ;Load true ;Load true /PR\*/LD\*/TOG\*/Q4 :Hold + /PR\*/LD\* TOG\* Q4 ;Toggle polarity /Q5 := CLR ;Clear Q5 ;Decode 101 ;Load true Simulation Results + /PR\* LD\*/POL\* C\*/B\* A + /PR\* LD\* POL\* /A + /PR\* LD\* POL\* B ;Load true /PR\* LD\* POL\*/C ;Load true Page : 1 /PR\*/LD\*/TOG\*/Q5 ;Hold g cgcgcgc gcgcgc cgc gcg c /OC LLLLLLLLL LLLLLLLLL LLHHHHH /CLR LLLLHHHHHH HHHHHHHH + /PR\*/LD\* TOG\* Q5 ;Toggle polarity /CLR LLLLLHNHH HHHHHHHHHHHHHHHHHHH /PR LLLLLLHHH HHHHHHHHH HHHHHHH /LD LLLLLLLLL LLLLHHHHHLL LLLLLLL POL HHHHHHHHH HHHHHHHHL LLLLLLL TOG LLLLLLLLL LLLLHHHHHH HHHHHHH ;Clear Q6 /Q6 := CLR + /PR\* LD\*/POL\* C\* B\*/A ;Decode 110 + /PR\* LD\*/POL\* (\* + /PR\* LD\* POL\* + /PR\* LD\* POL\* / + /PR\* LD\* POL\*/C + /PR\*/LD\*/TOG\*/Q6 + /PR\*/LD\* TOG\* Q6 :Load true /B ;Load true ;Load true XXXXXXLLLL LLLLLLL LLLLLL XXXXXXLLLL HHHHHHHHLL LLLLLLL ;Hold B ;Toggle polarity XXXXXXLLHH LLHHHHHHLL HHHHHHH XXXII.HHIJI. LILLIHHILH HHHZZZZ 07 /Q7 := CLR + /PR\* LD\*/POL\* C\* B\* A ;Clear Q7 Q6 XXXLLHHLLL LLLLHHLLH HHHZZZZ ;Decode 111 XXXLLHHLLL LLLLHHLLH HHHZZZZ Q5 Q4 ;Load true XXXLLHHLLL LLLLHHLLH HHHZZZZ ;Load true 03 XXXLLHHLLL LLLHHLLHHH HHHZZZZ XXXLLHHLLL LHHLLHHLLH HHHZZZZ ;Load true Q2 ;Hold 01 XXXLLHHLLH HLLLHHLLH HLLZZZZ ;Toggle polarity XXXLLHHHHHL LLLLLHHLLL LHHZZZZ 00 SIMULATION

3-14

Title Octal\_Latch Pattern 8latch.pds Revision A Author Mehrnaz Hada Company Monolithic Memories Inc. Santa Clara, CA Date 1/15/85 CHIP OctalLatch PAL20P8E /LATCHO D1 D0 Q0 Q1 VCC1 Q2 Q3 D3 D2 CLR0 GND /LATCH1 D6 D7 Q7 Q6 VCC2 Q5 Q4 D4 D5 CLR1 VCC3 EQUATIONS ;Load ;Transition ;Hold Q0 = D0 \* /CLR0 \* LATCH0 + D0 \* /CLR0 \* Q0 + Q0 \* /CLR0 \* /LATCH0 Q1 = D1 \* /CLR0 \* LATCH0 + D1 \* /CLR0 \* Q1 + Q1 \* /CLR0 \* /LATCH0 ;Load ;Transition ;Hold Q2 = D2 \* /CLR0 \* LATCH0 + D2 \* /CLR0 \* Q2 + Q2 \* /CLR0 \* /LATCH0 ;Load ;Transition ;Hold Q3 = D3 \* /CLR0 \* LATCH0 + D3 \* /CLR0 \* Q3 + Q3 \* /CLR0, \* /LATCH0 ;Load ;Transition ;Trans\_\_\_\_;Hold Q4 = D4 \* /CLR1 \* LATCH1 + D4 \* /CLR1 \* Q4 + Q4 \* /CLR1 \* /LATCH1 :Load Transition ;Hold no po Q5 = D5 \* /CLR1 \* LATCH1 + D5 \* /CLR1 \* Q5 + Q5 \* /CLR1 \* /LATCH1 ;Load ;Transition ;Hold Q6 = D6 \* /CLR1 \* LATCH1 + D6 \* /CLR1 \* Q6 + Q6 \* /CLR1 \* /LATCH1 ;Load ;Transtion ;Hold Q7 = D7 \* /CLR1 \* LATCH1 + D7 \* /CLR1 \* Q7 + Q7 \* /CLR1 \* /LATCH1 ;Load Transition ;Hold SIMULATION TRACE\_ON CLRO LATCHO QO Q1 Q2 Q3 CLR1 LATCH1 Q4 Q5 Q6 Q7 SETF CLRO LATCHO DO D1 D2 D3 D4 D5 D6 D7 VCC1 VCC2 VCC3 ;Clear Latch SETF CLR1 LATCH1 SETF /CLR0 /CLR1 ;Clear Latches SETF LATCHO LATCH1 CHECK Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 SETF /LATCH1 D0 /D1 /D2 D3 SETF /LATCHO LATCH1 /D4 /D5 /D6 D7 SETF CLR0 CLR1 ;Clear Latches SETF /CLR0 /CLR1 /LATCH0 /LATCH1 ;Hold values SETF CLRO ;Clear Q0,Q1,Q2,Q3 SETF CLR1 ;Clear Q4,Q5,Q6,Q7

;The octal latch is an 8-bit latch with load, hold and clear ;capability. Clear sets all outputs to low and overrides ;hold. Load operation loads inputs (D0-D7) into the latch. ;The hold operation holds the previous values of (Q0-Q7).



Title Basic Flip Flops Pattern FlipFlop.pds Pattern Revision A Revision A Nuthor Vincent Coli Company Monolithic Memories Inc., Santa Clara, CA Date 2/28/85 CHIP FlipFlop PAL16RP8 CLK J K T PR CLR D S R GND /OC /SRC /SRT /DC /DT /TC /TT /JKC /JKT VCC EQUATIONS JKT := J\*/JKT\*/CLR + /K\* JKT\*/CLR + PR ;JK Flio-Flop ; (JKC = /Q); Preset 0 JKC := /J\* K \*/PR + /J\*/JKT\*/PR + K\* JKT\*/PR ;JK Flip-Flop ; (JK = /Q) + CLR ;Clear /Q TT := T\*/TT\*/CLR + /T\* TT\*/CLR + PR ;T Flip-Flop ;(TT = Q) ;Preset Q TC := /T\*/TT\*/CLR + T\* TT\*/PR + CLR ;T Flip-Flop ; (TC = /Q) ; Clear /Q;D Flip-Flop ;Preset Q DT := D\*/CLR + PR DC := /D\*/PR D Flip-Flop CLR ;Clear /Q SRT := S\* ;Set-Reset Flip-Flop /CLR + /R\* SRT\*/CLR + PR (SRT = 0)Preset Q SRC := /S\* R \*/PR + /S\*/SRT\*/PR + CLR ;Set-Reset Flip-Flop
;(SRC = /Q)
;Clear /Q SIMULATION TRACE ON /OC PR CLR J K JKT T TT D DT S R SRT ; Clear SETF OC /PR CLR CLOCKF SETF /CLR /J /K CLOCKF SETF K CLOCKF SETF J ; Toggle CLOCKF SETF /K CLOCKF SETF /J CLOCKF SETF K CLOCKF SETF PR ; Preset CLOCKF SETF /PR J K CLOCKF ; Toggle SETF /K CLOCKF SETF CLR ; Clear CLOCKF SETF /CLR /T CLOCKF SETF T ; Toggle CLOCKF ; Toggle SETF /T CLOCKF SETF CLR ; Clear CLOCKF SETF /D CLOCKF SETF D CLOCKF SETF /D CLOCKE

; Clear SETF CLR CLOCKF SETF /CLR /S /R CLOCKF SETF S : Set CLOCKE SETF /S R CLOCKF : Reset SETF /S R CLOCKF ; Hold ; HI-Z SETF /OC CLOCKF **Simulation Results** /oc T D DT S Page : 2 нинининин нинининин нинининин J K LILLILLILL LILLILLILL ILLILLILLI JKT HHHHHHLILLI LILLILLILH HHHHHHHHHZ T TT D DT S R XXXXXXXXX XXXXXXLLL LLLHHHHHHH SRT XXXXXLLLL LLLLLLLLL LLHHHLLLLZ Logic Symbol CLK 1 20 VCC J 2 19 JKT -00 18 JKC K 3 17 TT T 4 AND 16 TC PR 5 OR



3-16

L

; L ; H L

X

### PAL Device Design Specification

Title

Pattern

Company Date

### 9BitRegister 9BitReg.pds Revision A Author Vincent Coli/Mehrnaz Hada Monolithic Memories Inc., Santa Clara, CA 1/30/85

This is a design of a 9-bit register with parallel load and hold capabilities. The operations of this register are summarized in the following operations table:

;	/oc	CLK	/LD	D8-D0	Q8-Q0	Operation
;;;;;	H L L	X 1 1	X H L	X X D	Z Q D	HI-Z Hold Load
CHIP 9	BitRe	giste	r PAL:	20X10		
CLK DO /OC NC	D1 D Q8 Q	2 D3 7 Q6	D4 D5 Q5 Q4	D6 D7 Q3 Q2	D8 /LD GI Q1 Q0 V0	ND CC
EQUATI	ONS					
/Q0 := +	/D0* /Q0*	LD /LD				;Load D0 ;Hold Q0
/Ql := +	/D1* /Q1*	LD /LD				;Load D1 ;Hold Q1
/Q2 := +	/D2* /Q2*	LD /LD				;Load D2 ;Hold Q2
/Q3 := +	/D3* /Q3*	LD /LD				;Load D3 ;Hold Q3
/Q4 := +	/D4* /Q4*	LD /LD	24 VC			;Load D4 ;Hold Q4
/Q5 := +	/D5* /Q5*	LD /LD				;Load D5 ;Hold Q5
/Q6 := +	/D6* /Q6*	LD /LD				;Load D6 ;Hold Q6
/Q7 := +	/D7* /Q7*	LD /LD				;Load D7 ;Hold Q7
/Q8 := +	/D8* /Q8*	LD /LD				;Load D8 ;Hold Q8
SIMULAT	NOIS					
TRACE_C	N /OC	CLK	/LD D 26 Q5	8 D7 D6 Q4 Q3 Q	D5 D4 D 2 Q1 Q0	3 D2 D1 D0
SETF C	DC LD	/D8 / /D0	'D7 /D	6 /D5 /	D4 /D3	;Load zeros
SETE /I	D					upld sever
CLOCKF	CLK					, HOIG ZEFOS
SETF LI CLOCKF	D8 D CLK	07 D6	D5 D4	D3 D2	D1 D0	;Load ones
SETF /I CLOCKF	CLK					;Hold ones
SETF LE CLOCKF	/D8 CLK	D7 /D	6 D5	/D4 D3	/D2 D1 /	DO
SETF /I CLOCKF	CLK D					;Hold even one
SETF I CLOCKF	D D8 CLK	/D7 [	6 /D5	D4 /D3	D2 /D1	DO
SETF /1 CLOCKF	CLK					;Hold odd one:
SETF OC CLOCKF	CLK					;Test HI-Z

;Function Table for PALASM1

:/OC CLK D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ;Q9 Q8 Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0

#### Simulation Results Data In Data Out ;Control DDDDDDDDD 9876543210 QQQQQQQQQQ 9876543210 :/OC CLK Comment LLLLLLLLL LLLLLLLLL ; L C Load all zeros ХХХХХХХХХХ ННННННННН Hold all zeros Load all ones L L L C T.T.T.T.T.T.T.T.T.T. нннннннн Hold all ones Load even checkerboard L L LCLC XXXXXXXXXX нннннннн HLHLHLHLHL

HLHLHLHLHL

XXXXXXXXXXX

LHLHLHLHLH

XXXXXXXXXXX XXXXXXXXXXX

#### Page : 1 d cdcdcdc dcdcdcdcd c /0C /LD D8 LLLLHHLLHH LLHHLLHHHH HHH LLLLLHHHHH LLLLHHHHHH HHH D7 LLLLLLHHHH HHHHLLLLLL LLL LLLLLHHHHH LLLLHHHHHHH HHH D6 D5 LLLLLHHHH HHHHLLLLLL LLL D4 ТЛЛЛЛЛНННН ТЛЛЛНННННН ННН LLLLLHHHH HHHHLLLLLL LLL D3 D2 Т.Т.Т.Т.Т.НННН Т.Т.Т.НННННН ННН Dl LLLLLLHHHH HHHHLLLLLL LLL DO LILLLHHHH LLLHHHHHHH HHH XXXLLLLHHH HLLLLHHHHZ ZZZ Q8 Q7 Q6 XXXLLLLHHH HHHHHLLLLZ ZZZ XXXLLLLHHH HLLLLHHHHZ ZZZ XXXLLLLHHH HHHHHLLLLZ ZZZ XXXLLLLHHH HLLLLHHHHZ ZZZ Q5 Q4 Q3 Q2 XXXLLLLHHH HHHHHLLLLZ ZZZ XXXLLLLHHH HLLLLHHHHZ ZZZ Q1 Q0 XXXLLLLHHH HHHHHLLLLZ ZZZ XXXLLLLHHH HLLLLHHHHZ ZZZ

HLHLHLHLHL LHLHLHLHLH

LHLHLHLHLH

ZZZZZZZZZZZ

Hold even checkerboard Load odd checkerboard

Hold odd checkerboard Test HI-Z



Revision A Author Vincent Coli/Mehrnaz Hada Company Monolithic Memories Inc., Santa Clara, CA Date 1/28/85

;The 10-bit register loads the data (D9-D0) on the rising ;edge of the clock(CLK) into the register(Q9-Q0). The data ;is held in the register until the next posiyive edge of ;the clock.

	/0C	CLK	D9-D0	Q9-Q0	Operation	
	H	X	х	Z	HI-Z	
	L	C	D	D	Load	
6	L	L	х	Q	Hold	

CHIP 10BitReg PAL20X10

#### CLK D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 GND /OC Q9 Q8 Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 VCC

EQUATIONS	
/Q0 := /D0	;Load D0
/Ql := /Dl	;Load Dl
/Q2 := /D2	;Load D2
/Q3 := /D3	;Load D3
/Q4 := /D4	;Load D4
/Q5 := /D5	;Load D5
/Q6 := /D6	;Load D6
/Q7 := /D7	;Load D7
/Q8 := /D8	;Load D8
/Q9 := /D9	;Load D9

#### SIMULATION

TRACE\_ON /OC CLK Q9 Q8 Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

SETF OC /D9 /D8 /D7 /D6 /D5 /D4 /D3 /D2 /D1 /D0 CLOCKF CLK ;Load all zeros

SETF D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CLOCKF CLK ;Load all ones

;Test HI-Z

SETF D9 /D8 D7 /D6 D5 /D4 D3 /D2 D1 /D0 CLOCKF CLK

SETF /D9 D8 /D7 D6 /D5 D4 /D3 D2 /D1 D0 CLOCKF CLK

SETF /OC CLOCKF CLK

;Function Table for PALASM1

;/OC CLK D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ;Q9 Q8 Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Con /OC	trol CLK	Data In DDDDDDDDDD 9876543210	Data Out QQQQQQQQQQ 9876543210	Comment
;	L	С	LLLLLLLLL	LLLLLLLLL	Load all zeros
;	L	L	XXXXXXXXXX	LLLLLLLLL	Hold all zeros
;	L	C	ННННННННН	ННННННННН	Load all ones
;	L	L	XXXXXXXXXX	ННННННННН	Hold all ones
;	L	С	HLHLHLHLHL	HLHLHLHLHL	Load even checkerboard
;	L	L	XXXXXXXXXX	HLHLHLHLHL	Hold even checkerboard
;	L	С	LHLHLHLHLH	LHLHLHLHLH	Load odd checkerboard
;	L	L	XXXXXXXXXX	LHLHLHLHLH	Hold odd checkerboard
;	H	Х	XXXXXXXXXX	ZZZZZZZZZZZ	Test HI-Z
;					

	3 -3 -3		
/oc	LLLLLLLLL	LLLLHHHHHH	
CLK	XXHHLLHLLH	HLLHLLLHHL	
Q9	XXXLLLLHHH	HHHHLLZZZZ	
Q8	XXXLLLLHHH	LLLLHHZZZZ	
Q7	XXXLLLLHHH	HHHHLLZZZZ	
Q6	XXXLLLLHHH	LLLLHHZZZZ	
05	XXXLLLLHHH	HHHHLLZZZZ	
Q4	XXXLLLLHHH	LLLLHHZZZZ	
03	XXXLLLLHHH	HHHHLLZZZZ	
02	XXXLLLLHHH	LLLLHHZZZZ	
Q1	XXXLLLLHHH	HHHHLLZZZZ	
00	XXXLLLLHHH	LLLLHHZZZZ	
D9	LLLLLHHHHHH	HHLLLLLLL	
D8	LLLLLHHHHLL	LLHHHHHHHH	
D7	LLLLHHHHHH	HHLLLLLLL	
D6	LLLLLHHHHLL	LLHHHHHHHH	
D5	LLLLLHHHHHH	HHLLLLLLL	
D4	LLLLLHHHHLL	LLHHHHHHHH	
D3	LLLLLHHHHHH	HHLLLLLLL	
D2	LLLLLHHHHLL	LLHHHHHHHH	
Dl	LLLLLHHHHHH	HHLLLLLLL	
DO	LI.I.I.HHHHI.I.	LI.HHHHHHHHH	

----

00 00





CET MALES / DA DS / DO D4 /

50 3775

CLOCKP CLS

Wattin Thill for Phi

OU CLR DE DE LE DE DE DE DE DE DE

T 53 # /52 # 51 * 50 * D14	; Shirt ii spaces	+ /S3 * S2 * S1 * /S0 * D15	; Shift 6 spaces
+ /S3 * /S2 * /S1 * S0 * D4 + /S3 * /S2 * S1 * /S0 * D5 + /S3 * /S2 * S1 * /S0 * D6 + /S3 * S2 * /S1 * S0 * D6 + /S3 * S2 * /S1 * S0 * D8 + /S3 * S2 * S1 * /S0 * D9 + /S3 * S2 * S1 * /S0 * D10 + S3 * /S2 * /S1 * /S0 * D11 + S3 * /S2 * S1 * /S0 * D12 + S3 * /S2 * S1 * /S0 * D13	<pre>% Shift 1 space % Shift 2 spaces % Shift 3 spaces % Shift 4 spaces % Shift 5 spaces % Shift 6 spaces % Shift 8 spaces % Shift 8 spaces % Shift 10 spaces</pre>	+ 53 * 52 * /51 * /50 * D4 + 53 * 52 * /51 * 50 * D5 + 53 * 52 * 51 * /50 * D5 + 33 * 52 * 51 * /50 * D6 + 33 * /52 * 51 * /50 * D7 Q9 := /53 * /52 * /51 * /50 * D9 + /53 * /52 * /51 * /50 * D10 + /53 * /52 * 51 * /50 * D11 + /53 * 52 * /51 * /50 * D12 + /53 * 52 * /51 * /50 * D13 + /53 * 52 * /51 * 50 * D14	<pre>; Shift 12 spaces ; Shift 13 spaces ; Shift 14 spaces ; Shift 15 spaces ; No shift ; Shift 1 space ; Shift 2 spaces ; Shift 3 spaces ; Shift 4 spaces ; Shift 5 spaces</pre>
+ /S3 * S2 * /S1 * S0 * D7 + /S3 * S2 * S1 * /S0 * D8 + /S3 * S2 * S1 * /S0 * D8 + S3 * S2 * S1 * /S0 * D10 + S3 * /S2 * /S1 * /S0 * D11 + S3 * /S2 * S1 * S0 * D12 + S3 * /S2 * S1 * S0 * D12 + S3 * S2 * /S1 * S0 * D14 + S3 * S2 * S1 * S0 * D15 + S3 * S2 * S1 * /S0 * D0 + S3 * S2 * S1 * /S0 * D1 2 * S3 * S2 * S1 * /S0 * D1 2 * S3 * S2 * /S1 * /S0 * D3	<pre>; Shift 5 spaces ; Shift 6 spaces ; Shift 7 spaces ; Shift 9 spaces ; Shift 10 spaces ; Shift 11 spaces ; Shift 12 spaces ; Shift 13 spaces ; Shift 14 spaces ; Shift 15 spaces ; No shift</pre>	Q8 := /S3 * /S2 * /S1 * /S0 * D8 + /S3 * /S2 * /S1 * S0 * D9 + /S3 * /S2 * S1 * S0 * D10 + /S3 * /S2 * S1 * /S0 * D11 + /S3 * S2 * S1 * S0 * D11 + /S3 * S2 * /S1 * S0 * D12 + /S3 * S2 * /S1 * S0 * D13 + /S3 * S2 * S1 * /S0 * D14 + /S3 * S2 * S1 * /S0 * D14 + /S3 * /S2 * /S1 * S0 * D14 + /S3 * /S2 * /S1 * /S0 * D14 + /S3 * /S2 * /S1 * /S0 * D14 + S3 * /S2 * /S1 * /S0 * D14 + S3 * /S2 * /S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S3 * /S2 * S1 * /S0 * D14 + S1 * /S1 * S1 * S0 * D14 + S1 * /S1 * S1 * S1 * S0 * D14 + S1 * /S1 * S1 * S1 * S1 * S0 * D14 + S1 * S1 * S1 * S1 * S1 * S0 * D14 + S1 * S1	; No shift ; Shift 1 spaces ; Shift 2 spaces ; Shift 3 spaces ; Shift 5 spaces ; Shift 6 spaces ; Shift 7 spaces ; Shift 8 spaces ; Shift 9 spaces ; Shift 10 spaces ; Shift 11 spaces
$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	; No shift ; Shift 1 space ; Shift 2 spaces ; Shift 3 spaces ; Shift 4 spaces	+ $S_3 * /S_2 * S_1 * S_0 * D_2$ + $S_3 * S_2 * /S_1 * /S_0 * D_3$ + $S_3 * S_2 * /S_1 * /S_0 * D_4$ + $S_3 * S_2 * S_1 * S_0 * D_5$ + $S_3 * S_2 * S_1 * S_0 * D_6$	; Shift 11 spaces ; Shift 12 spaces ; Shift 13 spaces ; Shift 14 spaces ; Shift 15 spaces
$\begin{array}{c} + & /s3 * s2 * /s1 * s0 * D6 \\ + & /s3 * s2 * s1 * /s0 * D7 \\ + & /s3 * s2 * s1 * /s0 * D7 \\ + & /s3 * /s2 * /s1 * /s0 * D9 \\ + & s3 * /s2 * /s1 * /s0 * D10 \\ + & s3 * /s2 * /s1 * s0 * D11 \\ + & s3 * /s2 * s1 * s0 * D12 \\ + & s3 * s2 * /s1 * /s0 * D13 \\ + & s3 * s2 * /s1 * /s0 * D14 \\ + & s3 * s2 * s1 * /s0 * D14 \\ + & s3 * s2 * s1 * /s0 * D15 \\ + & s3 * s2 * s1 * s1 * /s0 * D0 \\ \end{array}$	; Shift 5 spaces ; Shift 7 spaces ; Shift 7 spaces ; Shift 9 spaces ; Shift 10 spaces ; Shift 11 spaces ; Shift 12 spaces ; Shift 13 spaces ; Shift 14 spaces ; Shift 15 spaces	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	; No shift ; Shift 1 spaces ; Shift 2 spaces ; Shift 3 spaces ; Shift 4 spaces ; Shift 5 spaces ; Shift 6 spaces ; Shift 7 spaces ; Shift 8 spaces ; Shift 9 spaces ; Shift 10 spaces
Q1 := /S3 * /S2 * /S1 * /S0 * D1 + /S3 * /S2 * /S1 * S0 * D2 + /S3 * /S2 * S1 * /S0 * D3 + /S3 * /S2 * S1 * /S0 * D4 + /S3 * S2 * S1 * /S0 * D5	; No shift ; Shift 1 space ; Shift 2 spaces ; Shift 3 spaces ; Shift 4 spaces	+ $S3 * S2 * /S1 * /S0 * D2$ + $S3 * S2 * /S1 * S0 * D3$ + $S3 * S2 * S1 * S0 * D4$ + $S3 * S2 * S1 * /S0 * D4$ + $S3 * S2 * S1 * S0 * D5$	; Shift 12 spaces ; Shift 13 spaces ; Shift 13 spaces ; Shift 14 spaces ; Shift 15 spaces
<pre>- / S3 * S2 * / S1 * S0 * D4 + / S3 * S2 * S1 * S0 * D5 + / S3 * S2 * S1 * S0 * D5 + / S3 * S2 * S1 * S0 * D7 + S3 * / S2 * / S1 * S0 * D7 + S3 * / S2 * / S1 * S0 * D9 + S3 * / S2 * S1 * / S0 * D10 + S3 * / S2 * S1 * / S0 * D10 + S3 * S2 * / S1 * / S0 * D11 + S3 * S2 * / S1 * / S0 * D12 + S3 * S2 * / S1 * / S0 * D13 + S3 * S2 * S1 * / S0 * D14 + S3 * S2 * S1 * / S0 * D15</pre>	; Shift 5 spaces ; Shift 6 spaces ; Shift 7 spaces ; Shift 8 spaces ; Shift 9 spaces ; Shift 10 spaces ; Shift 11 spaces ; Shift 12 spaces ; Shift 13 spaces ; Shift 14 spaces ; Shift 15 spaces	Q6 := /S3 * /S2 * /S1 * /S0 * D6 + /S3 * /S2 * /S1 * S0 * D7 + /S3 * /S2 * S1 * S0 * D7 + /S3 * /S2 * S1 * S0 * D8 + /S3 * /S2 * S1 * S0 * D10 + /S3 * S2 * /S1 * S0 * D11 + /S3 * S2 * S1 * S0 * D11 + /S3 * S2 * S1 * S0 * D13 + S3 * /S2 * S1 * S0 * D13 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D0 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S3 * /S2 * S1 * S0 * D15 + S1 * S0 * D15 + S1 * /S0 * S1 * S0 * D15 + S1 * /S0 * S1 * S0 * D15 + S1 * /S0 * S1 * S0 * D15 + S1 * /S0 * S1 * S0 * D15 + S1 * /S0 * S1 * S0 * D15 + S1 * /S0 * S1 * S0 * D15 + S1 * /S0 * S1 * S0 * S1 * S0 * D15 + S1 * /S0 * S1 * S0 * S1 * S0 * D15 + S1 * /S0 * S1 * S0 * S1 * S0 * D15 + S1 * S1 * S0 * S1 * S0 * S1 * S0 * S1 * S0 * D15 + S1 * S1 * S1 * S0 * S1 * S0 * S1 * S0 * S0	; No shift ; Shift 1 space ; Shift 2 spaces ; Shift 3 spaces ; Shift 5 spaces ; Shift 5 spaces ; Shift 7 spaces ; Shift 7 spaces ; Shift 9 spaces ; Shift 9 spaces ; Shift 10 spaces
EQUATIONS Q0 := /S3 * /S2 * /S1 * /S0 * D0 + /S3 * /S2 * /S1 * S0 * D1 + /S3 * /S2 * S1 * /S0 * D2 + /S3 * /S2 * S1 * S0 * D3	; No shift ; Shift 1 space ; Shift 2 spaces ; Shift 3 spaces	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	; Shift 10 spaces ; Shift 11 spaces ; Shift 12 spaces ; Shift 13 spaces ; Shift 14 spaces ; Shift 15 spaces
D7 D6 D5 D4 D3 D2 D1 D0 /PL1 /PS1 GND C /OC1 Q0 NC Q1 NC Q2 NC Q3 NC Q4 NC Q5 N NC Q7 NC /OC2 CLK2 VCC /PS2 /PL2 NC NC N NC NC S0 S1 S2 S3 NC NC NC NC NC NC NC /PL3 /PS3 GND CLK3 /OC3 NC Q8 NC Q9 NC NC Q11 NC Q12 NC Q13 NC Q14 NC Q15 /OC4 CLK4 VCC /PS4 /PL4 D15 D14 D13 D12 D11 D9 D8	LK1 C Q6 NC Q10 D10	Q5 := /S3 * /S2 * /S1 * /S0 * D5 + /S3 * /S2 * /S1 * S0 * D6 + /S3 * /S2 * S1 * /S0 * D7 + /S3 * /S2 * S1 * S0 * D8 + /S3 * S2 * /S1 * S0 * D9 + /S3 * S2 * /S1 * S0 * D10 + /S3 * S2 * S1 * /S0 * D11 + /S3 * S2 * S1 * /S0 * D11 + /S3 * S2 * S1 * /S0 * D12 + S3 * /S2 * /S1 * S0 * D14	<pre>; No shift ; Shift 1 space ; Shift 2 spaces ; Shift 3 spaces ; Shift 4 spaces ; Shift 5 spaces ; Shift 6 spaces ; Shift 7 spaces ; Shift 7 spaces ; Shift 9 spaces</pre>
;output pins are used. CHIP BarrelShift PAL64R32		+ S3 * S2 * S1 * /S0 * D2 + S3 * S2 * S1 * S0 * D3	; Shift 14 spaces ; Shift 15 spaces
<pre>;Q[J=015] := ; OR[K=015]{D[(J+K)-((J+K)/16)*10; ;Inputs are shown by D. Si are shift am; ;Qj are outputs. 16 product terms in eac; are directed to one output; thus only</pre>	5]*BIN[K,I=30]S(I)) punt inputs and ch output pair 16 out of 32	+ $S3 * /S2 * /S1 * /S0 * D12$ + $S3 * /S2 * /S1 * S0 * D13$ + $S3 * /S2 * S1 * /S0 * D14$ + $S3 * /S2 * S1 * S0 * D15$ + $S3 * S2 * /S1 * /S0 * D0$ + $S3 * S2 * /S1 * S0 * D1$	; Shift 8 spaces ; Shift 9 spaces ; Shift 10 spaces ; Shift 11 spaces ; Shift 12 spaces ; Shift 13 spaces
The 16-bit barrel shifter will shift 10 (D15-D0) a number of locations into the specified by the binary encoded input. sequation can be used to specify this do specified as following:	5 bits of data a output pins, as A compacted asign. It can be	<pre>(+ + /S3 * /S2 * /S1 * /S0 * D5 + /S3 * /S2 * S1 * /S0 * D5 + /S3 * /S2 * S1 * /S0 * D6 + /S3 * /S2 * S1 * S0 * D7 + /S3 * S2 * /S1 * S0 * D7 + /S3 * S2 * /S1 * S0 * D9 + /S3 * S2 * S1 * /S0 * D10 + /S3 * S2 * S1 * /S0 * D11</pre>	<pre>, No shift 1 space ; Shift 2 spaces ; Shift 3 spaces ; Shift 4 spaces ; Shift 5 spaces ; Shift 6 spaces ; Shift 7 spaces</pre>
Revision A Author Mehrnaz Hada Company Monolithic Memories Inc. Santa	1 Clara, CA	+ S3 * S2 * /S1 * S0 * D0 + S3 * S2 * S1 * /S0 * D1 + S3 * S2 * S1 * S0 * D2	; Shift 13 spaces ; Shift 14 spaces ; Shift 15 spaces
### **16-Bit Barrel Shifter**

+ /S3 * + S3 *	S2 * S1 /S2 * /S1 /S2 * /S1 /S2 * S1 /S2 * S1 S2 * /S1 S2 * S1 S2 * S1 S2 * S1	* S0 * D0 * /S0 * D1 * S0 * D2 * /S0 * D3 * S0 * D4 * /S0 * D5 * S0 * D6 * S0 * D7 * S0 * D8	; Shift 7 spaces ; Shift 8 spaces ; Shift 9 spaces ; Shift 10 spaces ; Shift 11 spaces ; Shift 12 spaces ; Shift 13 spaces ; Shift 14 spaces ; Shift 15 spaces
Q10 :=/S3 * + /S3 * + /S3 * + /S3 * + /S3 * + /S3 * + /S3 * + S3 * + S3 * + S3 * + S3 * + S3 *		* /S0 * D10 * S0 * D11 * /S0 * D12 * S0 * D13 * /S0 * D14 * S0 * D13 * /S0 * D1 * /S0 * D1 * /S0 * D2 * S0 * D3 * /S0 * D4 * S0 * D3 * /S0 * D5 * /S0 * D5 * /S0 * D6 * S0 * D8 * S0 * D9	<pre>; No shift ; Shift 1 spaces ; Shift 2 spaces ; Shift 3 spaces ; Shift 4 spaces ; Shift 6 spaces ; Shift 6 spaces ; Shift 8 spaces ; Shift 8 spaces ; Shift 9 spaces ; Shift 10 Spaces ; Shift 10 Spaces ; Shift 11 spaces ; Shift 13 spaces ; Shift 13 spaces ; Shift 15 spaces</pre>
Qll:=/S3 * + //S3 * +	$\begin{array}{c} (S2 \ * \ /S1 \\ /S2 \ * \ /S1 \\ S2 \ * \ /S1 \\ /S2 \ * \ /S1 \\ S2 \ * \ /S1 \ /S1 \ /S1 \\ S2 \ * \ /S1 \\ S2 \ * \ /S1 \$	$\begin{array}{ccccc} * & (S & * & D11 \\ * & S & * & D12 \\ * & (S & * & D13 \\ * & S & 0 & * D14 \\ * & (S & * & D15 \\ * & S & 0 & * & D0 \\ * & (S & * & D16 \\ * & S & 0 & * & D2 \\ * & (S & * & D16 \\ \end{array}$	; No shift ; Shift 1 space ; Shift 2 spaces ; Shift 3 spaces ; Shift 5 spaces ; Shift 5 spaces ; Shift 6 spaces ; Shift 7 spaces ; Shift 9 spaces ; Shift 10 spaces ; Shift 11 spaces ; Shift 13 spaces ; Shift 14 spaces ; Shift 14 spaces ; Shift 14 spaces
Q12 :=/83 * + /83 * + /83 * + /83 * + /83 * + /83 * + /83 * + 83 *	/S2 * /S1 /S2 * /S1 /S2 * S1 /S2 * S1 S2 * /S1 S2 * /S1 S2 * S1 /S2 * S1 /S2 * /S1 /S2 * /S1 /S2 * S1 /S2 * S1 S2 * /S1 S2 * S1 S2 * S1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	<pre>; No shift ; Shift 1 space ; Shift 2 spaces ; Shift 3 spaces ; Shift 5 spaces ; Shift 5 spaces ; Shift 6 spaces ; Shift 9 spaces ; Shift 10 spaces ; Shift 10 spaces ; Shift 12 spaces ; Shift 12 spaces ; Shift 14 spaces ; Shift 14 spaces ; Shift 14 spaces</pre>
Q13 :=/83 * + /83 * + 83 * + 83 * + 83 * + 83 * + 83 * + 83 *		* /S0 * D13 * S0 * D14 * /S0 * D14 * S0 * D14 * S0 * D1 * S0 * D1 * S0 * D2 * /S0 * D3 * S0 * D4 * /S0 * D5 * S0 * D6 * /S0 * D7 * S0 * D9 * S0 * D11 * S0 * D12	; No shift ; Shift 1 space ; Shift 2 spaces ; Shift 3 spaces ; Shift 5 spaces ; Shift 5 spaces ; Shift 5 spaces ; Shift 7 spaces ; Shift 9 spaces ; Shift 9 spaces ; Shift 10 spaces ; Shift 11 spaces ; Shift 13 spaces ; Shift 14 spaces ; Shift 14 spaces ; Shift 14 spaces
Q14 :=/S3 * + /S3 * + S3 * + S3 * + S3 * + S3 *	$\begin{array}{c} /S2 & * /S1 \\ /S2 & * /S1 \\ /S2 & * S1 \\ /S2 & * S1 \\ S2 & * /S1 \\ S2 & * /S1 \\ S2 & * /S1 \\ /S2 & * S1 \\ /S2 & * /S1 \\ /S2 & * S1 \\ S2 & * /S1 \\ S2 & * S1 \\ \end{array}$	* /S0 * D14 * S0 * D15 */S0 * D0 * S0 * D1 * S0 * D2 * S0 * D2 * S0 * D3 * /S0 * D4 * S0 * D5 * /S0 * D6 * S0 * D7 * /S0 * D8 * S0 * D9 * /S0 * D10 * S0 * D11 * S0 * D13	<pre>; No shift ; Shift 1 spaces ; Shift 2 spaces ; Shift 3 spaces ; Shift 4 spaces ; Shift 5 spaces ; Shift 5 spaces ; Shift 9 spaces ; Shift 9 spaces ; Shift 10 spaces ; Shift 11 spaces ; Shift 13 spaces ; Shift 13 spaces ; Shift 14 spaces</pre>
Q15 :=/S3 * + /S3 * + /S3 * + /S3 *	/S2 * /S1 /S2 * /S1 /S2 * S1 /S2 * S1	* /S0 * D15 * S0 * D0 * /S0 * D1 * S0 * D2	; No shift ; Shift 1 space ; Shift 2 spaces ; Shift 3 spaces

+ /S3 * S2 */S1 */S0 * D3 ; +/S3 * S2 */S1 */S0 * D4 ; +/S3 * S2 */S1 * S0 * D4 ; +/S3 * S2 */S1 */S0 * D5 ; +/S3 * S2 * S1 */S0 * D6 ; + S3 */S2 */S1 */S0 * D7 ; + S3 */S2 */S1 */S0 * D8 ; + S3 */S2 * S1 */S0 * D9 ; + S3 */S2 * S1 */S0 * D10 ; + S3 * S2 */S1 */S0 * D11 ; + S3 * S2 */S1 */S0 * D11 ; + S3 * S2 */S1 */S0 * D11 ; + S3 * S2 */S1 */S0 * D12 ; + S3 * S2 */S1 */S0 * D12 ;	Shift Shift Shift Shift Shift Shift Shift Shift	4 spaces 5 spaces 6 spaces 7 spaces 9 spaces 10 spaces 11 spaces 13 spaces 14 spaces
+ S3 * S2 * S1 * S0 * D14 ;	Shift	15 spaces
SIMULATION		
<pre>TRACE_ON CLK1 CLK2 CLK3 CLK4 OC1 OC2 OC3     PL1 PL2 PL3 PL4 PS1 PS2 PS3 PS4     S2 S1 S0 D0 D1 D2 D3 D4 D5 D6 D     D9 D10 D11 D12 D13 D14 D15 Q0 C     Q1 Q4 Q5 Q6 Q7 Q8 Q9 Q10 Q11 Q1     Q14 Q15 SETF OC1 OC2 OC3 OC4 /PS1 /PS2 /PS3 /PS4     /PL1 /PL2 /PL3 /PL4 /S3 /S2 /S1 /S0     /D1 /D12 /D3 /D14 /D5</pre>	0C4 53 07 D8 21 Q2 12 Q13 D0 /D10	
CLOCKF CLK1 CLK2 CLK3 CLK4	;Clock	
SETF /S3 /S2 /S1 S0 CLOCKF CLK1 CLK2 CLK3 CLK4	;Shift	1 200 100
SETF /S3 /S2 S1 /S0 CLOCKF CLK1 CLK2 CLK3 CLK4	;Shift	2
SETF /S3 /S2 S1 S0 CLOCKF CLK1 CLK2 CLK3 CLK4	;Shift	3
SETF /S3 S2 /S1 /S0 CLOCKF CLK1 CLK2 CLK3 CLK4	;Shift	4
CERE (02 02 (01 00	.chift	5 221 4

CLOCKF CLK1 CLK2 CLK3	CLK4	;Clock
SETF /S3 /S2 /S1 S0 CLOCKF CLK1 CLK2 CLK3	CLK4	;Shift 1
SETF /S3 /S2 S1 /S0 CLOCKF CLK1 CLK2 CLK3	CLK4	;Shift 2
SETF /S3 /S2 S1 S0 CLOCKF CLK1 CLK2 CLK3	CLK4	;Shift 3
SETF /S3 S2 /S1 /S0 CLOCKF CLK1 CLK2 CLK3	CLK4	;Shift 4
SETF /S3 S2 /S1 S0 CLOCKF CLK1 CLK2 CLK3	CLK4	;Shift 5
SETF /S3 S2 S1 /S0 CLOCKF CLK1 CLK2 CLK3	CLK4	;Shift 6
SETF /S3 S2 S1 S0 CLOCKF CLK1 CLK2 CLK3	CLK4	;Shift 7
SETF S3 /S2 /S1 /S0 CLOCKF CLK1 CLK2 CLK3	CLK4	;Shift 8

The 16-bit barrel shifter will shift 16 bits of data (D15-D0) a number of locations into the output pins, as specified by the binary encoded input. A compacted requation can be used to specify this design. It can be ;specified as following:

Monolithic

;Q[J=0..15] := ; OR[K=0..15](D[(J+K)-((J+K)/16)\*16]\*BIN[K,I=3..0]S(I))

;Inputs are shown by D. Si are shift amount inputs and ;Qj are outputs. 16 product terms in each output pair ;are directed to one output; thus only 16 out of 32 ;output pins are used.

### **Simulation Results**

# 16-Bit Addressable Register

# **PAL Device Design Specification**

	The 16-bit addressable registe selected by ADDR[03] with da	er loads one ta input, Di	of 16 registers ATA.	SIMULATION	HARRY ENGLAND
AI	REG16 PAL32R16	D1001 NG (DD		TRACE_ON Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 A0 A1 A2 A3 DATA	Q9 Q10 Q11 Q12 Q13 Q14 Q15
5 (	22 Q3 /E1 NC NC A0 A1 VCC A2 A3 26 Q7 Q8 Q9 Q10 Q11 /E2 NC NC NC 1 Q14 Q15	NC GND NC	NC NC NC /PRLD1 CLK1	SETF E1 E2 /DATA /PRLD1 /PRLD2	
TTO	WS.			SETF /A0 /A1 /A2 /A3	
	:= A0 *Q0	;hold		CLOCKF CLK1 CLK2	
	+ A1 *Q0 + A2 *Q0	;hold ;hold		CLOCKF CLK1 CLK2	
	+ /A0*/A1*/A2*/A3*DATA	;load		SETF /A0 A1 /A2 /A3 CLOCKF CLK1 CLK2	
	:= /A0 *Q1 + A1 *Q1	;hold ;hold		SETF A0 A1 /A2 /A3 CLOCKF CLK1 CLK2	
	+ A2 *Q1 + A3*Q1 + A0*/A1*/A2*/A3*DATA	;hold ;hold ;load		SETF /A0 /A1 A2 /A3	
	:= A0 *Q2	;hold		SETF AO /A1 A2 /A3	
	+ /A1 *Q2 + A2 *Q2 + 33*02	;hold ;hold		CLOCKF CLK1 CLK2	
	+ /A0* A1*/A2*/A3*DATA	;load		SETF /A0 A1 A2 /A3 CLOCKF CLK1 CLK2	
	:= /A0 *Q3 + /A1 *Q3	;hold ;hold		SETF AO A1 A2 /A3 CLOCKF CLK1 CLK2	
	+ A2 *Q3 + A3*Q3 + A0* A1*/A2*/A3*DATA	;hold ;hold ;load		SETF /AO /AL /A2 A3	
	:= A0 *Q4	;hold		SETF AO /A1 /A2 A3	
	+ A1 *Q4 + /A2 *Q4 + A3*04	thold thold		CLOCKF CLK1 CLK2	
	+ /A0*/A1* A2*/A3*DATA	;load		CLOCKF CLK1 CLK2	
	:= /A0 #Q5 + A1 *Q5 + /A2 *05	;hold ;hold ;hold		SETF AO AL /A2 A3 CLOCKF CLK1 CLK2	
	+ A3*Q5 + A0*/A1* A2*/A3*DATA	;hold ;load		SETF /AO /A1 A2 A3	
	:= A0 +Q6	;hold	C2 1	SETF AO /Al A2 A3	
	+ /A2 *Q6 + A3*Q6	thold thold		CLOCKF CLK1 CLK2	
	+ /A0* A1* A2*/A3*DATA	;load		CLOCKF CLK1 CLK2	
	+ /A1 *Q7 + /A2 *Q7	;hold ;hold		SETF AO AL A2 A3 CLOCKF CLK1 CLK2	
	+ A0* A1* A2*/A3*DATA	;hold ;load		SETF DATA	
	:= A0 *Q8 + A1 *Q8	;hold ;hold	T ON	SETF /AO /Al /A2 /A3 CLOCKF CLK1 CLK2	
	+ A2 *Q8 + /A3*Q8 + /30*/31*/32* 33*D3/73	thold thold			
	:= /A0 *Q9	;hold			
	+ A1 *Q9 + A2 *Q9	thold			
	+ A0*/A1*/A2* A3*DATA	;load		Simulation Results	
	:= A0 *Q10 + /A1 *Q10	thold thold		officiation fielderits	
	+ /A3*Q10 + /A0* A1*/A2* A3*DATA	;hold ;hold ;load		Page : 1	
	:= /A0 *Q11	thold		<pre>6</pre>	jcg cgcgcgc LLL LLLLLH
	+ /AI *QII + A2 *QII + /A3*011	;hold ;hold		Q1 XXXXXXLLLL LLLLLLLL LLLLLLL Q2 XXXXXXXLL LLLLLLLLL LLLLLLL Q3 YXXXXXXXL LLLLLLLLL LLLLLLL	LL LLLLLL LLL LLLLLL
	+ A0* A1*/A2* A3*DATA	;load		Q4 XXXXXXXXXX XXLLLLLLL LLLLLL Q5 XXXXXXXXXX XXXXLLLLLL LLLLLLL	LLL LLLLLLL
	= A0 = *Q12 + A1 *Q12 + /A2 *012	;hold ;hold		Q6 XXXXXXXXXX XXXXXLLLL LLLLLLL Q7 XXXXXXXXX XXXXXLL LLLLLLL Q7 YXXXXXXXXX XXXXXXLL LLLLLLL	LLL LLLLLLL LLL LLLLLLL
	+ /A3*Q12 + /A0*/A1* A2* A3*DATA	thold toad	and shard	Q9 XXXXXXXXXX XXXXXXXXX XXXXXXXX XXXXXLLL	LLL LLLLLLL
	:= /A0 *Q13 + A1 *013	;hold		Q11 XXXXXXXXX XXXXXXXXX XXXXXXXX Q12 XXXXXXXXXX XXXXXXXXXX XXXXXXXX Q12 XXXXXXXXX XXXXXXXXXXX XXXXXXXXX	LLL LILLLLL XLL LILLLLL
	+ /A2 *Q13 + /A3*Q13	;hold		Q14 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXX XXXXLLL XXX XXLLLLL
	+ A0*/A1* A2* A3*DATA	;load		AO XXLLLHHLLH HLLHHLLHHL LHHLLHH Al XXLLLLHHH HLLLLHHHHL LLLHHHH	LLH HLLHHLL LLL LHHHHLL
	+ /A1 *Q14 + /A2 *Q14	;hold ;hold		A2 XXLLLLLLL LHHHHHHHH LLLLLLLL A3 XXLLLLLLL LLLLLLLLLH HHHHHH DATA LLLLLLLLL LLLLLLLLL JJJJJJJ	IAN ANNHALL HHH HHHHHLL LLL LLLLHH
	for the second s			the second second second second second second	Es

3

NIMO TO ANA

C) - COPYRIGHT MONLITHIC	MEMORIES INC., 1984
--------------------------	---------------------

itle attern		16-BIT Addressable Register ADREG16.PDS	
uthor ompany		John Birkner Monolithic Memories Inc	
ate	:	2/11/85	

PAL32R16 DECEMBER 2010 DECEMBER 2010 DECEMBER 2010 DECEMBER 2010

#### 111111 11112222 22222233 33333333 44444444 44555555 55556 01234567 89012345 67890123 45678901 23,56789 01234567 89012345 67890

-----

0								-X
i.								
2	X							
3	X							
4	-XX	X						XX
5	XXXXXXXX	XXXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXXXXXX	XXXXXXXX	XXXXX
6	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXXXXXX	XXXXXXXX	XXXXX
7	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXX
8	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXX
9	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXX
0	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXX
11	-XX	X						-XX
12	X							X
13	X							X
14								X
15								X-X

 Image: state state

	a second second							-X
97		X-						
98	-X	X-						
99	X	X-						
100	XX	X						XX
101	XXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXXXXXX	XXXXXXXXX	XXXXX
102	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXXXXX	XXXXX
103	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXX
104	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXX
105	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXX
106	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXX
107	XX	X						-XX
108	X	X						(manana)
109	-X	X						
110		X						
111		X						X
112	X-							-X
113	X-							X
114	-XX-							

115	X-X-								
116	XX	X						X	
117	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXX	
118	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXX	
119	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXX	
120	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXX	
121	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXX	
122	XXXXXXXXX	XXXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXXXXXX	XXXXXXXX	XXXXXXXXX	XXXXX	
123	XX	X						-X	
124	X-X								
125	-XX								
126	X							X	
127	X							X	





Figure 1 illustrates a simple traffic intersection consisting of two one-way streats, direction 1 and direction 2. Each direction has a signal consisting of red, yellow, and green lamps which are activated with appropriately named active high signals. Also each direction has a sensor which provides an active high signal indicating the presence of an oncoming vehicle. Our controller is to manage this intersection with the sensors as inputs and the lamps as outputs, as shown in Figure 2.



ST. S1. RED1 GRN1 YEL2 RED2 SEN1 . SEN2 S2/ S6 RED1 GRN1 GRN2 RED2 SEN1 • SEN2 53 YEL1 RED1 GRN2 RED2 SEN1 • SEN2 SEN1 • SEN2 54 RED1 GRN2

SO.

GRN1

SEN1 . SEN2

SEN1 . SEN2

Figure 3. State Diagram — Traffic Signal Controller

Each circle in Figure 3 represents a stable state, i.e. an output configuration lasting at least one clock cycle. Inside the circles is the name of the state (SO-S7) and the outputs associated with that state. For the sake of simplicity in the state diagram, the transitions involving INIT are omitted; INIT simply drives the circuit to S0 from any state, regardless of other inputs.

Since RED1 = / RED2, RED1 is implemented with one flip-flop

and RED2 with an external inverter.

SEN1 • SEN2

Figure 2 also includes the system clock and an initialize (or reset) signal, which drives the controller to a predefined initial state. This raises two important issues in designing sequential logic with PAL devices. First, all circuit implementations of sequential logic with PAL devices are totally synchronous. This implies that all state variables (Tilp-flops) change at the same time, precisely after the rising edge of the clock. Second, PAL sequential logic designs should include a means for initialization to implement test programs and ensure reliable circuit operation. The specifics of the controller operations are detailed with a state diagram shown in Figure 3.



Figure 2. Traffic Signal Controller



TRAILERN TRAFFICI, PDS REVISION À AUTHOR KELVIN CHOW COMPANY MONOLITHIC MEMORIES INC., SANTA CLARA DATE 2/28/85	CLK XXHIHHLHL HLIHLHLHL HLIHLHHLH LHHHHHLH INIT HHHHHHLL SENI XXXXXXILL HHHLLHHHL LLILLLL LLLLLI SENI XXXXXXILL HHHLLHHHL LLHLHHHH RI XXXXXXILL LLIHHHHHHL LHHHHHHHHHHHHHH RI XXXXXILL LLIHHHHHHHH LIHHHHHHH
CHIP TRAFFIC PALIGRP8	G1 XXXXXHHHH HHHHHHHLL LLLLLLLL HHHHLLI
CLK SENI SEN2 INIT NC NC NC NC NC GND /DE Q2 Q1 Q0 R1 Y1 G1 Y2 G2 VCC	G2 XXXXXLLLL LLLLLLLL LHHHHHHHLL LLLLLLH
STRING I1 ' /SEN1*/SEN2*/INIT ' STRING I2 ' /SEN1*SEN2*/INIT ' STRING I3 ' SEN1*/SEN2*/INIT ' STRING I4 ' SEN1*/SEN2*/INIT ' STRING I5 ' INIT '	
STATE	
S0 = BIN[4](R1,Y1,G1,Y2,G2) S1 = BIN[4](R1,Y1,G1,Y2,G2) S2 = BIN[4](R1,Y1,G1,Y2,G2) S3 = BIN[4](R1,Y1,G1,Y2,G2) S4 = BIN[17](R1,Y1,G1,Y2,G2) S5 = BIN[17](R1,Y1,G1,Y2,G2) S6 = BIN[17](R1,Y1,G1,Y2,G2) S7 = BIN[18](R1,Y1,G1,Y2,G2)	
EQUATIONS	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	
SIMULATION	
TRACE_ON CLK INIT SEN1 SEN2 R1 Y1 G1 Y2 G2	SENZ 3
SETF OE INIT CLOCKF CLOCKF CLOCKF CHECK (RL (VI GL (V2 /G2	INIT 4 NC 5 OR NC 5 OR NC 5 OR NC 10 NC 10
SETF /INIT /SEN1 /SEN2	NC 6 GATE FOR HOLE R1
SETF SEN1 /SEN2 CLOCKF CHECK /R1 /Y1 G1 /Y2 /G2	
SETF /SEN1 SEN2 CLOCKF CHECK /R1 /Y1 G1 /Y2 /G2	
SETF SEN1 SEN2 CLOCKF CHECK /R1 Y1 /G1 /Y2 /G2	inclusion of the content of an an an initialize the tar- mai, which drives the contentiate to a pre- al store. This release two inportant insues: 1917
SETF /SEN1 /SEN2 CLOCKF CHECK RI /Y1 /G1 /Y2 G2	and associations of pergential logic with DAL bially evolutions. Whis legits that all as [iiig-iioge] theory at the same first
SETF /SEN1 SEN2 CLOCKF CHECK R1 G2	
CLOCKF CHECK R1 G2	
CLOCKF CHECK R1 /Y1 /G1 Y2 /G2	provide the second s
CLOCKF CHECK /Rl /Yl Gl /Y2 /G2	
CLOCKF CLOCKF CLOCKF CLOCKF	
; This simulation was done using the alpha release vers ; of Palasm2 software.	ion

Monolithic III Memories

Igure 2. Traffic Signal Controller

Simulation Results

### State Machine Design Example

A typical control logic problem is the memory-to-processor handshake on memory transfer used in many computer architectures. The processor makes a transfer request by activating a request line (REQ) and specifies a read or write operation on a Read/Write line (R/W).

During a read operation, the processor waits for a Data Available signal at which time the data bus is sampled and the request line lowered, thus completing the cycle. During a write operation, the processor places data on the bus and waits for a Write Complete signal after the write cycle is finished. Upon write complete, the



Figure 1. State Diagram — Memory Handshake Logic

STATE	DOUT	DA	WE	WC	CO	C1
WAIT	0	0	0	0	0	0
READ1	1	0	0	0	0	0
READ2	1	1	0	0	0	0
READ3	0	0	0	0	0	0
COUNT1	0	0	1	0	1	0
COUNT2	0	0	1	0	0	1
COUNT3	0	0	1	0	1	1
WRITE1	0	0	1	0	0	0
WRITE2	0	0	1	1	0	0
WRITE3	0	0	0	1	0	0

request line is lowered, hence completing the cycle. Table 1 shows the state assignments and the appropriate outputs. The state diagram is shown in Figure 1. Also the handshaking operation is illustrated in the timing diagram of Figure 2.

The memory-board logic to implement this function may be designed with gates and edge-triggered flip-flops as shown in Figure 3. This particular design would require about five SSI/MSI packages, but the same design can be implemented by a single PAL16RP6. The PAL design specification using state equations is shown on the next page.



Figure 3. Memory Handshake Logic

Monolithic

MEMORY HANDSHAKE LOGIC Page 1 PATTERN гориали и портании и порт MEMORY1.PDS REVISION CLK KELVIN CHOW AUTHOR REO MONOLITHIC MEMORIES INC., SANTA CLARA, CA RW HHHHHHHHH HHHHHHHHL LLLLLLLL LLLLLLL COMPANY DATE 2/28/85 XXXHHHHHHL LLLLLLHHH HHHHHHHHHH HHHHHHH /DA CHIP MEMORY PALIGRP6 /WE /WC XXXHHHHHHH HHHHHHHHHH HLLLLLLLL LLHHHHHHH ХХХХХХННИН ИНИНИНИНИ ИНИНИНИНИ LLИИНИНИН CLK ADDR1 ADDR2 ADDR3 ADDR4 REQ RW INIT NC GND /OE NC /WC C1 CO /WE /DA /DOUT NC VCC REQ\*RW\*ADDR1\*ADDR2\*ADDR3\*ADDR4\*/INIT ' STRING IL STRING I1 'REQ\*/RW\*ADDR1\*ADDR2\*ADDR3\*ADDR4\*/INIT' STRING I2 'REQ\*/RW\*ADDR1\*ADDR2\*ADDR3\*ADDR4\*/INIT' STRING I3 '(/REQ+/ADDR1+/ADDR2+/ADDR4) \*/INIT ' STRING I4 '(/REQ+/RW+/ADDR1+/ADDR2+/ADDR3+/ADDR4) \*/INIT ' STRING IS ' INIT ' STATE = BIN[0] (DOUT, DA, WE, WC, CO, C1) WAIT = BIN[32](DOUT, DA, WE, WC, CO, C1) = BIN[48](DOUT, DA, WE, WC, CO, C1) READ1 READ2 = BIN[0](DOUT, DA, WE, WC, CO, CI)
= BIN[0](DOUT, DA, WE, WC, CO, C1)
= BIN[10](DOUT, DA, WE, WC, CO, C1) READ3 WRITE1 COUNT1 = BIN[19](DOUT, DA, WE, WC, CO, C1) = BIN[11](DOUT, DA, WE, WC, CO, C1) = BIN[12](DOUT, DA, WE, WC, CO, C1) COUNT2 COUNT3 WRITE2 WRITE3 = BIN[4] (DOUT, DA, WE, WC, CO, C1) EQUATIONS WAIT := I2\*WRITE1 + I1\*READ1 + I3\*WAIT I5\*WAIT := I4\*READ2 + I3\*READ2 + I2\*READ2 + I1\*READ2 READ1 I5\*WAIT := I4\*READ3 + I3\*READ3 + I2\*READ3 + I1\*READ3 READ2 Logic Symbol I5\*WAIT READ3 := I1\*READ3 + I4\*WAIT + T5\*WATT WRITE1 := I4\*COUNT1 + I3\*COUNT1 + I2\*COUNT1 + I1\*COUNT1 I5\*WAIT := I4\*COUNT2 + I3\*COUNT2 + I2\*COUNT2 + I1\*COUNT2 VCC COUNT1 CIK 1 I5\*WAIT COUNT2 := I4\*COUNT3 + I3\*COUNT3 + I2\*COUNT3 + I1\*COUNT3 B 19 NC 15\*WAIT ADDR1 2 := I4\*WRITE2 + I3\*WRITE2 + I2\*WRITE2 + I1\*WRITE2 COUNT3 HB I5\*WAIT ADDR2 3 18 DOUT := I4\*WRITE3 + I3\*WRITE3 + I2\*WRITE3 + I1\*WRITE3 WRITE2 ->ā T5\*WATT 17 DA 20 -15 := I1\*WRITE3 + I4\*WAIT ADDR3 4 WRITE3 + I5\*WAIT AND 16 WE ADDR4 5 Lt OR SIMULATION Þā INVERT GATE REQ 6 15 C0 TRACE ON REQ RW CLK / DOUT / DA /WE /WC -N-ARRAY SETF INIT /REQ OE RW ADDR1 ADDR2 ADDR3 ADDR4 RW 7 14 C1 CLOCKF CLK Þā CHECK / DOUT 13 WC INIT 8 SETF REQ /INIT CLOCKF NC 9 -12 NC CLOCKF 11 OE GND 10 0 CLOCKE CHECK DOUT DA SETF /REQ CLOCKF CHECK / DOUT / DA SETF REQ /RW CLOCKF CLOCKF CLOCKF CLOCKF CLOCKE CLOCKF SETF /REO CLOCKF CLOCKE CLOCKE ; This simulation was done using the alpha release version of ; Palasm2 software. Monolithic III Memories

3-26

# Simulation Results

Titl Patt Revi Auth Comp Date	e 4Bit_Counter ern 4cnt.pds sion A or Mehrnaz Hada any Monolithic Memories Inc. Sau 1/14/85	nta Clara, CA	Page : 1 g cgcgc c c AI инициниции ини BI инициниции ини CI инициниции ини DI инициниции ини DI инициниции ини	СССС СССССС СССССС паниалан нананиалан нананалан нананан нананиалан нананаланан паниалан нананиалан нананаланан паниалан нананиалан нананаланан
CHIP	4BitCounter PAL16RP4		CLR LLLLHHLLLL LLL UP XXXXXHHHH HHH	HILLILL ILLILLILLI ILLILLILL INNNNNN NNNNNNNN NNNNNNNLL
/OC	UP AI BI CI DI CLR LOAD NC GND NC NC D C B A NC NC VCC		A XXXHHLLLLL LLI B XXXHHLLLLL LLI C XXXHHLLLLH HHH	LLLLLLL LHHHHHHHH HHHHHLLHHH LHHHHHH HLLLLLLH HHHHHHLLH HLLLLHHH HLLLLMHHHL LLLMHHHLLH
EQUA	TIONS		D XXXHHLLHHL LHH	HLINHLIN HLINHLINHI, INHLINHLIN
A	<pre>:= /.k*/D*/C*/D*/UP*/LOAD*/CLR + /.k* B* C* D* UP*/LOAD*/CLR + A* B* /D*/UP*/LOAD*/CLR + A*/D* C* UP*/LOAD*/CLR + A* /C* UP*/LOAD*/CLR + A* D*/UP*/LOAD*/CLR + LOAD*/CLR AI</pre>	<pre>;When CLR=1, A=0. ;Else it will count ;UP or DOWN. ;New value is loaded ;when LOAD=1, CLR=0.</pre>		
В	:= /B*/C*/D*/UP*/LOAD*/CLR + /B* C* D* UP*/LOAD*/CLR + B* C*/D* /LOAD*/CLR + B*/C* UP*/LOAD*/CLR + B*/C* UP*/LOAD*/CLR	;When CLR=1, B=0. ;Else it will count.	Logic Symbol	L 1= /827* E0*/D1 ++ /827*/E0*/Q1 ++ /827*/E0*25*/D7* Q0 + /527*/ED#C15*/D7*/Q0
	+ D*/OP*/LOAD*/CLR + LOAD*/CLR* BI	New value is loaded; when LOAD=1, CLR=0.	CLK 1	20 VCC
С	:= /C*/D*/UP*/LOAD*/CLR + /C* D* UP*/LOAD*/CLR + C*/D* UP*/LOAD*/CLR + C* D*/UP*/LOAD*/CLR + LOAD*/CLR* CI	;When CLR=1, C=0. ;Else it will count. ;New value is loaded	UP 2 - A1 3 -	19 NC
D	:= /D* /LOAD*/CLR + LOAD*/CLR* DI	; When LOAD=1, CLR=0. ; Count ; New value is loaded ; When LOAD=1, CLR=0.	B1 4 - C1 5 -	
SIMU TRAC SETF CLOC	ILATION E_ON AI BI CI DI LOAD CLR UP A B 7 LOAD /CLR AI BI CI DI OC EKF CLK	C D ;Load all registers ;to HIGH and count up	CLR 7 LOAD 8	ARRAY 100 100 15 C
SETF	CLR CKF CLK	Clear all registers	NC 9	Por 12 NC
SETF	/CLR UP /LOAD	;Start Counting up	GND 10	
FOR BEC	I:= 1 TO 16 DO SIN CLOCKF CLK	Count up 16 clock	Sneetersoft	+ /#25% /104010 #/94*/03 - /#25% 1254/03
SETF CLOCI SETF FOI BI EI	LOAD /CLR /UP AI BI CI DI KF /LOAD RI:= 1 TO 16 DO EGIN CLOCKF CLK ND	;Load all registers ;to HIGH and count ;down ;Count down 16 clock ;cycles		
SETF CLOCI	LOAD CLR AI /BI CI /DI KF CLK /OC	Test setting LOAD; and CLR on at the; same time.		
;The ;load ;load ;UP=]	4-bit counter counts up or down a d capability. The clear operation d. The counter counts up when CLR- high. It counts down whenever CLR-	and has the clear and overrides count and -low, LOAD=low, and -low, LOAD=low, and		
			# ustin printendi	

MED SUN YEER

Monolithic III Memories

Title Pattern	8Count 8count.pds	
Revision	Anternett anterneterin arterneter	
Author	Mehrnaz Hada	BETHERE BERNER
Company	Monolithic Memories Inc. Santa	Clara, CA
Date	1/15/85	
This 8-b	it up/down counter has the hold	and load
;capabili	ties. It sets all the outputs h	igh if SET=high.
;It loads	new value when SET=low and LOA	D=high. Else it
; counts u	p if UP=high and counts down if	UP=low.
1.00		
CHIP 8Bit	Counter PAL20X8	
OT V UD DO	DI DO DO DE DE DE DO UD	
/OC SET O	7 06 05 04 03 02 01 00 CTN VCC	
/00 001 2	. No No Ne No No No No ora 100	
EQUATIONS		
/Q0 := /S	ET* LD*/DO	;Load D0
+ /S	ET*/LD*/Q0	;HOId
:+: /5	ET#/LD*CIN* UP	;Increment
+ /3	EIA/ LDACINA/ OF	, Decrement
/01 := /S	ET* LD*/D1	:Load D1
+ /S	ET*/LD*/Q1	;Hold
:+: /S	ET*/LD*CIN* UP* Q0	;Increment
+ /S	ET*/LD*CIN*/UP*/Q0	;Decrement
	and the second second second second second	
/Q2 := /S	ET* LD*/D2	;Load D2
+ /5	ET*/LD*/Q2	Thora
:+: /5	ET*/LD*CIN* UP* Q0* Q1	Decrement
+ /5	BI-/ BB-CIN-/ OF-/Q0-/QI	/Decremente
/03 := /S	ET* LD*/D3	;Load D3
+ /s	ET*/LD*/Q3	;Hold
:+: /S	ET*/LD*CIN* UP* Q0* Q1* Q2	;Increment
+ /s	ET*/LD*CIN*/UP*/Q0*/Q1*/Q2	;Decrement
101 . 10		stand Di
/04 := /5	ET* LD*/D4	Load D4
+ /5	ET*/LD*/Q4	Thorement
+ /9	ET*/ID*CIN*/UP*/00*/01*/02*/03	:Decrement
		a 1 ma
/Q5 := /S	ET* LD*/D5	;Load D5
+ /s	ET*/LD*/Q5	;Hold
:+: /S	ET*/LD*CIN* UP* Q0* Q1* Q2* Q3	71 ann
	Q4	;Increment
+ /2	04	Decrement
-/		10002 0110110
/06 := /8	ET* LD*/D6	;Load D6
+ /5	SET*/LD*/Q6	;Hold
:+: /8	ET*/LD*CIN* UP* Q0* Q1* Q2* Q3	
*	Q4* Q5	;Increment
+ /5	ET*/LD*CIN*/UP*/Q0*/Q1*/Q2*/Q3	
*/	Q4*/Q5	;Decrement
/07 := /5	ET* LD*/D7	:Load D7
+ /5	ET*/LD*/07	:Hold
:+: /8	ET*/LD*CIN* UP* Q0* Q1* Q2* Q3	,
*	Q4* Q5* Q6	;Increment
+ /5	SET*/LD*CIN*/UP*/Q0*/Q1*/Q2*/Q3	
*/	/Q4*/Q5*/Q6	;Decrement
SIMULATIO	DN	
TRACE_ON	SET LD CIN UP	
	D0 D1 D2 D3 D4 D5 D6 D7	
	Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7	
SETE OG		
CLOCKE CI	LK .	
CHECK 07	06 05 04 03 02 01 00	:All outputs high
SETF /SET	UP CIN /LD	;Counting up
FOR I:=1	TO 9 DO	
BEGIN	OTH	
TE T-9	TUEN	Checking offer 0
BEGIN		clock pulses
		· baranan

IF I=8 THEN BEGIN CHECK /Q7 /Q6 /Q5 /Q4 /Q3 Q2 Q1 Q0 END END

SETF /CIN CLOCKF CLK CLOCKF CLK

SETF LD /D7 D6 /D5 D4 /D3 D2 /D1 D0 CLOCKF CLK CHECK /Q7 Q6 /Q5 Q4 /Q3 Q2 /Q1 Q0 SETF /LD UP FOR I:=1 TO 5 DO BEGIN

CLOCKF CLK IF I=3 THEN BEGIN SETF /UP END END

### ;Loading some data

;Checking the output ;for the loaded data ;Counting up after ;removing HOLD, count ;up 3 cycles, count ;down for 2 cycles.

### **Simulation Results**

Page	:= 10 mon				
	g cgc c c	cccc	cgc cgcgc	c cgc c	
SET	HHHHLLLLLL	LLLLLLLLL	LLLLLLLLLL	LLLLLLLL	
LD	XXXXLLLLLL	LLLLLLLLL	LLLLLHHLL	LLLLLLL	
CIN	XXXXHHHHHH	НННННННН	HHLLLLHHHH	ННННННН	
UP	XXXXHHHHHH	нннннннн	HHHHHHLLHH	HHHHLLLL	
DO	XXXXXXXXXX	XXXXXXXXXX	XXXXXXHHHH	ННННННН	
Dl	XXXXXXXXXX	XXXXXXXXXX	XXXXXXLLLL	LLLLLLL	
D2	XXXXXXXXXX	XXXXXXXXXX	XXXXXXHHHH	ННННННН	
D3	XXXXXXXXXXX	XXXXXXXXXX	XXXXXXLLLL	LLLLLLL	
D4	XXXXXXXXXX	XXXXXXXXXX	XXXXXXHHHH	ННННННН	
D5	XXXXXXXXXX	XXXXXXXXXX	XXXXXXLLLL	LLLLLLL	
D6	XXXXXXXXXX	XXXXXXXXXX	XXXXXXHHHH	ННННННН	
D7	XXXXXXXXXX	XXXXXXXXXX	XXXXXXLLLL	LLLLLLL	
QO	XXXHHLLHHL	LHHLLHHLLH	HLLLLLHHL	LHHLLHHL	
Q1	XXXHHLLLLH	HHHLLLLHHH	HLLLLLLLH	HHHLLHHH	
Q2	XXXHHLLLLL	LLLHHHHHHH	HLLLLLHHH	HHHLLHHH	
Q3	XXXHHLLLLL	LLLLLLLLL	LHHHHHHLLL	LLLHHLLL	
Q4	XXXHHLLLLL	LLLLLLLLL	LLLLLLHHH	ННННННН	
Q5	XXXHHLLLLL	LLLLLLLLL	LLLLLLLLL	LLLLLLL	
Q6	XXXHHLLLLL	LLLLLLLLL	LLLLLLHHH	ННННННН	
Q7	XXXHHLLLLL	LLLLLLLLL	LLLLLLLLL	LLLLLLL	





;Holding

;The outputs hold to ;their values ;Counting down

SETF /UP CIN

# Monolithic III Memories

Title 9BitCounter		CLOCKF CLK	
Author Mehrnaz Hada		SETF /LD CLOCKF CLK	; Increment de la constant
Company Monolithic Memories Inc., Santa Clara, C. Date 1/28/85	A 60 4 60 0 4 538\ 4	;Function Table	
;The 9-bit synchronous counter has parallel load,	increment,	CLK /OC /LD D8 D7 D6 D5 D4 D3 D2 L	D1 D0 /C0 sectors size 01 edit
;and hold capabilities. The carry out pin (/CO) s ;implement a carry out using a register by antici :count if counting and	hows how to pated one the terminal	; Q8 Q7 Q6 Q5 Q4 Q3 Q2 ( ; Data In Data	Out
;count if loading.		; Control DDDDDDDD 000000 ;CLK /OC /LD 876543210 /CO 87654	2222 3210 Comment
;Operations Table	D * 753\ +	C L L LLLLLLL H LLLLL C L H XXXXXXXX H LLLLL	LLLL Load
; H X X X Z HI-Z		C L L LLLLLLLH H LLLLL C L H XXXXXXXX H LLLLL	LLLH Load LLHL Increment
I     L     X     X     Q     Hold       I     L     C     L     D     D     Load	STRULATION	; C L L LLLLLLHH H LLLLL ; C L H XXXXXXXX H LLLLL	LLHH Load LHLL Increment
; L C H X Q PLUS 1 Increme	nt so ko soast	C L H XXXXXXXX H LLLLL C L L LLLLHHHH H LLLLL	HLLL Increment HHHH Load
CHIP 9BitCounter PAL20X10		; C L H XXXXXXXX H LLLLH ; C L L LLLLHHHHH H LLLLH	LLLL Increment HHHH Load
CLK D0 D1 D2 D3 D4 D5 D6 D7 D8 /LD GND /oc /co Q8 Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 VCC		C L H XXXXXXXX H LLHH C L H XXXXXXXX H LLHH	HHHH, Load LLLL Increment
EQUATIONS		C L L LLHHHHHHH H LLHHH C L H XXXXXXXX H LHLLL	HHHH Load LLLL Increment
/Q0 := /LD*/Q0 + LD*/D0	;Hold Q0 ;Load D0 (LSB)	C L L LHHHHHHHHH H LHHHH C L H XXXXXXXX H HLLLL C L L HHHHHHHHHH L HHHHH	HHHH Load LLLL Increment HHHH Load(Carry out)
/Ql := /LD*/Ql	;Hold Q1	C L H XXXXXXXX H LLLLL C L L HHHHHHHLL H HHHHH	LLLL Increment(Roll over) HHLL Load
+ LD*/D1 :+: /LD* Q0	;Load D1 ;Count	C L H XXXXXXXX H HHHHH C L H XXXXXXXXX H HHHHH C L H XXXXXXXXX H HHHHH	HHLH Increment HHLL Hold HHHL Increment
/Q2 := /LD*/Q2 + LD*/D2	;Hold Q2 ;Load D2	C L H XXXXXXXX L HHHHH C L H XXXXXXXXX H LLLLL	HHHH Increment(Carry out) LLLL Increment(Roll over)
:+: /LD* Q0* Q1 /03 := /LD*/03	;Count	7 A H X XXXXXXXX Z ZZZZZ	2222 Test A1-2
+ LD*/D3 :+: /LD* Q0* Q1* Q2	;Load D3 ;Count	Simulation Results	
/Q4 := /LD*/Q4 + LD*/Q4	Hold Q4	Biotis Constant	
:+: /LD* Q0* Q1* Q2* Q3	;Count	Page : 1 g cgcgcgcg gcgcgcgcg gcgcg (	
/Q5 := /LD*/Q5 + LD*/D5	Hold Q5 Load D5	/LD LLLLHHLLHH LLHHLLHHLL HHLLHHI D8 LLLLLLLLL LLLLLLLLL LLLLL	
/Q6 := /LD*/Q6	:Hold O6	D7 LLLLLLLLL LLLLLLLLL LLHHHH D6 LLLLLLLLL LLLLLLLLL LLHHHH	A A REDA A TRED & TEBA +
+ LD*/D6 :+: /LD* Q0* Q1* Q2* Q3* Q4* Q5	;Load D6 ;Count	D4 LLLLLLLLL LLLLLLHH HHHHHH D3 LLLLLLLLL LLLLHHHHHH	H + 223 + 233 + 752 + 7
/Q7 := /LD*/Q7 + LD*/D7	;Hold Q7 ;Load D7	D2 LLLLLLLLL HHHHHHHHHH HHHHHH D1 LLLLLLLLL HHHHHHHHHHHHHHHHHHHHHH	
:+: /LD* Q0* Q1* Q2* Q3* Q4* Q5* Q6	;Count	CO XXXHHHHHHH HHHHHHHHH HHHHHH Q8 XXXLLLLLLL LLLLLLLL LLLLLH	ED = EED + EED + EED + ED + ED + ED + ED
+ LD*/D8 :+: /LD* Q0* Q1* Q2* Q3* Q4* Q5* Q6* Q7	;Load D8 (MSB) ;Count	Q7 XXXLLLLLLL LLLLLLLL LLLHHL Q6 XXXLLLLLLL LLLLLLLL LLLHHL O5 XXXLLLLLLL LLLLLLLLL LHHHHL	
CO := /LD*/QO* Q1* Q2* Q3* Q4* Q5* Q6* Q7* Q8 + LD* D0* D1* D2* D3* D4* D5* D6* D7* D9	Carry out (Anticipate	Q4 XXXLLLLLL LLLLLLHHH HLLHHL Q3 XXXLLLLLLL LLLHHHHHLLH HLLHHL	
SIMULATION	fourty out (Milliophile	Q1 XXXLLLLLLH HHHLLHHLLH HLLHHL Q0 XXXLLHHHHL LHHLLHHLLH HLLHHL	
TRACE_ON /OC /LD D8 D7 D6 D5 D4 D3 D2 D1 D0 /CO 08 07 06 05 04 03 02 01 00	innet alma t	Logic Symbol	
SETF OC LD /D8 /D7 /D6 /D5 /D4 /D3 /D2 /D1 /D0	;Load	a log	
SETF /LD	Increment		24 VCC
CLOCKF CLK		D0 2	[° - ] → 23 Q0
CLOCKF CLK	;Load	D1 3	P 9 P 0 22 Q1
SETF /LD CLOCKF CLK	;Increment	D2 4	
SETF LD /D8 /D7 /D6 /D5 /D4 /D3 D2 D1 D0 CLOCKF CLK	;Load		
SETF /LD CLOCKF CLK	;Increment		
SETF LD /D8 /D7 /D6 /D5 /D4 D3 D2 D1 D0	;Load	D4 6 XOR	••+ → → 19 Q4
SETF /LD	Increment	D5 7 ARRAY	0 0 − 18 Q5
CLOCKF CLK	1	D6 8	© 0 Do 17 Q6
CLOCKF CLK	1 rogq	D7 9	P P → 16 Q7
SETF /LD CLOCKF CLK	;Increment	D8 10	
SETF LD /D8 D7 D6 D5 D4 D3 D2 D1 D0	;Load		
		GND 12	-40- 13 OC
		LD 111	

Monolithic III Memories

3-29

Revision A Author Mehrnaz Hada Company Monolithic Memories Inc. Santa Clara, CA 1/15/85 ;The 10-bit counter increments on the rising edge of the ;clock input (CLK), if CNT input is high. The outputs are ;HIGH-Z when the enable line (/OE) is high and enabled ;when the enable line (/OE) is low. The counter is ;cleared (all lows) if CLR=HIGH. CHIP 10BitCount PAL20RS10 CLK /SET NC CNT NC /CLR NC NC NC NC NC GND /OE Q5 Q3 Q6 Q2 Q7 Q1 Q8 Q0 Q9 Q4 VCC + CLR SIMULATION EOUATIONS /Q0 := /SET \* CNT \* /CLR \* Q0 + /SET \* /CNT \* /CLR \* /Q0 ;Toggle ;Hold SETF OE /CLR SET + CLR ;CLR CLOCKF CLK /Ql := /SET \* CNT \* /CLR \* QO \* Ql + /SET \* CNT \* /CLR \* /QO \* /Ql + /SET \* /CNT \* /CLR \* /Ql ;Toggle SETE CLR ;Toggle ;Hold CLOCKF CLK + CLR :CLR SETF /SET CNT /CLR /Q2 := /SET \* CNT \* /CLR \* Q0 \* Q1 \* ;Toggle FOR I:= 1 TO 5 DO 02 + /SET \* CNT \* /CLR \* /Q0 \* /Q2 + /SET \* CNT \* /CLR \* /Q1 \* /Q2 + /SET \* /CNT \* /CLR \* /Q2 BEGIN ;Toggle CLOCKF CLK ;Toggle ;Hold IF I=4 THEN ;CLR BEGIN /Q3 := /SET \* CNT \* /CLR \* Q0 \* Q1 \* ;Toggle END Q2 \* Q3 + /SET \* CNT \* /CLR \* /Q0 \* /Q3 + /SET \* CNT \* /CLR \* /Q1 \* /Q3 + /SET \* CNT \* /CLR \* /Q2 \* /Q3 + /SET \* /CNT \* /CLR \* /Q3 END ;Toggle ;Toggle SETF /CNT CLOCKF CLK ;Toggle ;Hold ;CLR CLR /Q4 := /SET \* CNT \* /CLR \* Q0 \* Q1 \* Q2 \* Q3 \* Q4 + /SET \* CNT \* /CLR \* /Q0 \* /Q4 + /SET \* CNT \* /CLR \* /Q0 \* /Q4 + /SET \* CNT \* /CLR \* /Q2 \* /Q4 + /SET \* CNT \* /CLR \* /Q3 \* /Q4 + /SET \* /CNT \* /CLR \* /Q4 ;Toggle Page : 1 ;Toggle ;Toggle ;Toggle ;Toggle ;Hold ;CLR /Q5 := /SET \* CNT \* /CLR \* Q0 \* Q1 \* ;Toggle Q2 Q2 \* Q3 \* Q4 \* Q5 + /SET \* CNT \* /CLR \* /Q0 \* /Q5 03 ;Toggle /SET \* CNT \* /CLR \* /Q1 \* /Q5 ;Toggle Q5 //sll CNT \*/CLR \*/Q2 \*/Q5
//SET \* CNT \*/CLR \*/Q2 \*/Q5
//SET \* CNT \*/CLR \*/Q3 \*/Q5
//SET \*/CNT \*/CLR \*/Q4 \*/Q5
//SET \*/CNT \*/CLR \*/Q5 ;Toggle 06 ;Toggle ;Toggle ;Hold Q7 08 Q9 :CLR /Q6 := /SET \* CNT \* /CLR \* Q0 \* Q1 \* ;Toggle Q2 \* Q3 \* Q4 \* Q5 \* Q6 + /SET \* CNT \* /CLR \* /Q0 \* /Q6 ;Toggle + /SET \* CNT \* /CLR \* /Q1 \* /Q6 ;Toggle /SET \* CNT \* /CLR \* /Q1 \* /Q6 /SET \* CNT \* /CLR \* /Q2 \* /Q6 /SET \* CNT \* /CLR \* /Q3 \* /Q6 /SET \* CNT \* /CLR \* /Q4 \* /Q6 /SET \* CNT \* /CLR \* /Q4 \* /Q6 /SET \* /CNT \* /CLR \* /Q6 ;Toggle ;Toggle ;Toggle ;Toggle ;Hold CLR CLR /Q7 := /SET \* CNT \* /CLR \* Q0 \* Q1 \* Q2 \* Q3 \* Q4 \* Q5 \* Q6 \* Q7 + /SET \* CNT \* /CLR \* /Q0 \* /Q7 + /SET \* CNT \* /CLR \* /Q1 \* /Q7 + /SET \* CNT \* /CLR \* /Q2 \* /Q7 ;Toggle ;Toggle ;Toggle ;Toggle /SET \* CNT \* /CLR \* /Q2 \* /Q7 /SET \* CNT \* /CLR \* /Q3 \* /Q7 /SET \* CNT \* /CLR \* /Q4 \* /Q7 /SET \* CNT \* /CLR \* /Q5 \* /Q7 /SET \* CNT \* /CLR \* /Q6 \* /Q7

;Toggle

;Toggle ;Toggle

;Toggle

;Hold

:CLR

;Toggle

;Toggle ;Toggle

;Toggle

;Toggle ;Toggle ;Toggle

;Toggle ;Toggle

Monolithic III Memories

/Q9 := /SET \* CNT \* /CLR \* Q0 \* Q1 \* ;Toggle Q2 \* Q3 \* Q4 \* Q5 \* Q6 \* Q7 \* Q8 \* Q9 + /SET \* CNT \* /CLR \* /00 \* /09 ;Toggle ;Toggle ;Toggle + /SET \* CNT \* /CLR \* /Q1 \* /Q9 + /SET \* CNT \* /CLR \* /Q2 \* /Q9 + /SET \* CNT \* /CLR \* /Q3 \* /Q9 ;Toggle ;Toggle /SET \* CNT \* /CLR \* /Q4 \* /Q9 + /SET \* CNT \* /CLR \* /Q5 \* /Q9 + /SET \* CNT \* /CLR \* /Q5 \* /Q9 + /SET \* CNT \* /CLR \* /Q6 \* /Q9 + /SET \* CNT \* /CLR \* /Q7 \* /Q9 + /SET \* CNT \* /CLR \* /Q8 \* /Q9 + /SET \*/CNT \* /CLR \* /Q9 ;Toggle ;Toggle ;Toggle ;Toggle ;Hold :CLR TRACE\_ON OE CLK SET CLR CNT Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 ;Set high all the ;registers ;Clear all the ;registers ;Start counting ;Count for five ;cycles. At the count ;of four check for ; four on the output. CHECK /Q0 /Q1 Q2 ;Hold **Simulation Results** g cg cg c c c c c g c OE HHHHHHHHH HHHHHHHHH H CLK XXHLLHLLHL HLHLHLHLH L SET HHHHHHHLLL LLLLLLLLLL L CLR LLLLHHHLLL LLLLLLLL L CNT XXXXXXXHHH HHHHHHHLL L Q0 XXXHHHLLLH HLLHHLLHHH H Q1 XXXHHHLLLL LHHHHLLLLL L XXXHHHLLLL LLLLHHHHH H XXXHHHLLLL LLLLLLLLL L Q4 XXXHHHLLLL LLLLLLLLL L XXXHHHLLLL LLLLLLLL L Logic Symbol 24 VCC CLK 1 D 23 Q4 SET 2 B 22 Q9 NC 3 21 Q0 CNT 4 20 Q8 AND NC 5

OR

XOR

GATE

ARRAY

-00

-0

CLR 6

NC 7

NC 8

NC 9

NC 10

NC 11

GND 12

19 Q1

18 Q7

17 Q2

16 Q6

15 Q3

14 Q5

OE

13

+ CLR

Q8

/SET \* /CNT \* /CLR \* /Q7

Q8 + /SET \* CNT \* /CLR \* /Q0 \* /Q8 + /SET \* CNT \* /CLR \* /Q1 \* /Q8 + /SET \* CNT \* /CLR \* /Q2 \* /Q8 + /SET \* CNT \* /CLR \* /Q2 \* /Q8 + /SET \* CNT \* /CLR \* /Q4 \* /Q8 + /SET \* CNT \* /CLR \* /Q5 \* /Q8 + /SET \* CNT \* /CLR \* /Q7 \* /Q8

/Q8 := /SET \* CNT \* /CLR \* Q0 \* Q1 \* Q2 \* Q3 \* Q4 \* Q5 \* Q6 \* Q7 \*

### runctional Description

Shown below is a schematic of two PAL devices implementing a 5-bit up asynchronous ring counter with programmable rollover. asynchronous load, and reset. Initial count point can be loaded by asserting /LD low. Rollover point is loaded by asserting /LR low, Q4...Q0 and R4...R0 are compared in the PAL16C1 which is implemented as a comparator. The result of the comparison is fed back from the PAI 16C1 to the PAI 20BA10 device through the /RST line. Note that a Master Reset must be executed first before an initial count point can be loaded.



Monolithic III Memories

3-31



Monolithic III Memories

### Functional Description

Shown below is a schematic of two PAL devices implementing a 5-bit up asynchronous ring counter with programmable rollover, asynchronous load, and reset. Initial count point can be loaded by asserting /LD low. Rollover point is loaded by asserting /LR

**Block Diagram** 

low. Q4...Q0 and R4...R0 are compared in the PAL16C1 device which is implemented as a comparator. The result of the comparison is fed back from the PAL16C1 logic circuit to the PAL20RA10 device through the /RST line. Note that a Master Reset must be executed first before an initial "countdown" point can be loaded.



Pattern DCount.pds Revision A CK XXXXXXXXH HHLHHLHHH LHHLHHHLHH LHHHHHL Bill Karkula Author Monolithic Memories Inc., Sanat Clara, CA 7/19/84 Q0 LLLHHZZHLL HHHHLLLHHH HHLLLHHHHL LLHHHHH Q1 LLLHHZZLHH HLLLLLLHH HHHHHHLLLL LLLHHHH Company Date Q2 ILLHHZZIHH HHHHHHHHHI ILLLLLLLLL LLLIHHH Q3 ILLHHZZIHH HHHHHHHHHH HHHHHHHH HHHHHHIL CHIP DN\_COUNTER PAL20RA10 Q4 LLLHHZZLHH ННННННННН НННННННН НННННН /PL D4 D3 D2 D1 D0 CK NC /LD /LR /RST GND /OE R0 R1 R2 R3 R4 Q0 Q1 Q2 Q3 Q4 VCC EQUATIONS := Q4 = Q3 = RST ;Toggle if lower MSB 104 ;becomes a one ;Rollover/master RST ;Load initial count Q4.CLKF Q4.SETF Q4.RSTF = /D4\*LD := Q3 /Q3 Q3.CLKF ;Toggle when Q2 ;Becomes a one = Q2 ;Rollover/master RST ;Load initial count Q3.SETF = RST = /D3\*LD Q3.RSTF := Q2 = Q1 = RST ;Toggle when Ql ;becomes a one ;Rollover/master RST /Q2 Q2.CLKF Q2.SETF = /D2\*LD ;Load initial count O2.RSTF := 01 ;Toggle when Q0 /01 Q1. CLKF = Q0= RST;becomes a one ;Rollover/master RST O1.SETF ;Load initial count = /D1\*LD Q1.RSTF ;Toggle LSB ;External clock input ;Rollover/master RST := Q0 100 QO.CLKF = CK = RST OO.SETF QO.RSTF = /D0\*LD ;Load initial count ;Load rollover point ;if /LR is low ;Load rollover bit 3 ;if /LR is asserted := /D4 = LR /R4 R4.CLKF := /D3 = LR /R3 R3.CLKF Load rollover bit 2 ;Load rollover bit 2 ;Load rollover bit 1 := /D2 = LR /R2 R2.CLKF := /D1 /R1 ; if /LR is asserted ;Load rollover bit 0 R1.CLKF = LR /RO RO.CLKF := /D0 = LR ; if /LR is asserted SIMULATION TRACE ON PL OE CK Q0 Q1 Q2 Q3 Q4 ;Test SET function SETF RST /LD ; of registers ; Check for high on CHECK /Q0 /Q1 /Q2 /Q3 /Q4 register outputs Deassert SET funct SETF /RST SETF /DD /D1 /D2 /D3 /D4 LD CHECK Q0 Q1 Q2 Q3 Q4 SETF /OE /Q4 /Q3 /Q2 /Q1 Q0 /LD ;Test RESET funct. ;Disable RESET, load ;registers w/ LLLLH, ;tristate registers
;Load regs w/ data SETF PL ; on output bus. Disable PRELOAD & TRISTATE function. SETF OE /PL ;Initially load regs ;W/ LLLLH & clocked ;7 times. FOR I:=1 TO 7 DO BEGIN SETF CK ;Rollover at I=2 SETF /CK IF I=2 THEN BEGIN ; count goes LLLLL ; to HHHHH. CHECK Q4 Q3 Q2 /Q1 /Q0 :Check rollover pt. END IF I=6 THEN BEGIN CHECK Q4 Q3 /Q2 /Q1 /Q0 END IF I=7 THEN BEGIN CHECK Q4 /Q3 Q2 Q1 Q0 END END

Monolithic III Memories

This application is for a seven-bit register with handshake logic. The chip can be used for interfacing between a microprocessor and its peripheral I/O. The on-chip flag flip-flop provides the handshaking capability required in typical demand-responsebased data transfer. Both the register and the flag flip-flops are asynchronously cleared by CLR signal.

and at the same time, the event is signified by asserting DRDY signal. The DRDY signal indicates that the data is available in the register. By monitoring the DRDY signal when it is high, the stored input data can be transferred to Q output port by asserting /OE three-state control signal. After moving the data, DACK signal should be applied to clear the flag flip-flop.



**Handshake Operation** 

Monolithic III Memories

Title 7-Bit I/O Port with Handshake Logic Pattern Port.pds Port.pas A Sadahiro Horiko / Kelvin Chow Monolithic Memories Inc., Santa Clara, Ca 3/1/85 Revision Author Company Date

CHIP IOPORT PAL20RA10

PL DO D1 D2 D3 D4 D5 D6 CE DCLK CLR GND OE DACK DRDY NC Q6 Q5 Q4 Q3 Q2 Q1 Q0 VCC

#### EQUATIONS

00	:= D0	:LSB of 7-bit regs
00.CLKF	= DCLK	External clock
OO.SETF	= CLR	:Clear register
OO TRST	= CE	Tristate control
20.1101		/ILIDEACE CONCLUI
Q1	:= D1	;Data 1
O1.CLKF	= DCLK	;External clock
O1.SETF	= CLR	;Clear register
Q1.TRST	= CE	;Tristate control
02	:= D2	:Data 2
02 CLKF	= DCLK	:External clock
O2 CETE	- CIP	Clear register
O2 TRET	- CE	"Trictate control
Q2.IRDI	- 05	, Illistate control
Q3	:= D3	;Data 3
Q3.CLKF	= DCLK	;External clock
Q3.SETF	= CLR	;Clear register
Q3.TRST	= CE	;Tristate control
04	·- D4	·Data 4
OA CIVE	- DCLK	·External clock
Q4.CLKI	- CIP	Cloar register
Q4.SEIF	- CER	Tristate control
Q4.TRST	= CE	Tristate control
Q5	:= D5	;Data 5
Q5.CLKF	= DCLK	;External clock
05.SETF	= CLR	;Clear register
Q5.TRST	= CE	;Tristate control
	Cas contraction and a states	
Q6	:= D6	;Data 6
Q6.CLKF	= DCLK	;External clock
Q6.SETF	= CLR	;Clear register
Q6.TRST	= CE	;Tristate control
DRDY	:= GND	:Handshake logic
DRDY . CLKF	= DACK	;Cleared by DACK
DRDY BSTF	= DCLK	:Clear
DRDY.SETF	= CLR	Asserted by DCLK
DRDI TDOM	- VCC	(External clock)
DRDI.IRDI		,(1.0011141 01001)
SIMULATION		
TRACE_ON CLR (	20 Q1 Q2 Q3 Q4 Q5 Q	6 DCLK DRDY DACK
SETF PL /CE /0	DE /DO D1 /D2 D3 /D	04 D5 /D6 CLR /DCLK /DACK ;Set input values ;Tristate outputs
		· · · · · · · · · · · · · · · · · · ·

SETF CE OE CLR

# SETF CLR SETF CLR SETF /CLR SETF DCLK SETF DCLK

SETF /DCLK SETF DACK SETF DACK SETF /DACK SETF /DACK Page : 1 Page : 1 g g g g g g CLR HHHHLLLLLL L Q0 X22LLLLLL L Q1 X22LLLHHH H Q2 X22LLLHHH H Q3 X22LLLHHH H Q4 X22LLLHLL L Q5 X22LLLLLL L DCLK LLLLHHHL L DCLK LLLLHHLL L DRDY XLZZLHHHHL L DACK LLLLLLLHH L



Simulation Results

Monolithic III Memories

;Remove the tri-;states on the ;outputs and clear

;Clock the data & ;set DRDY register ;Remove the clock

;Assert DACK

;Lower DACK

;registers

### **Functional Description**

Original application was developed by LTT, Conflans Ste. Honorine, FRANCE. Part of the schematics, reprinted with courtesy of LTT, is used to control a serial data link based upon a specialized LSI chip.

Originally designed with six standard SSI/MSI circuits, this same function can now be implemented, not only into a single PAL20RA10 device, but with even more features and better performance. The function can be divided into three sub-functions:

- 1. Address Decoding
- 2. Control Flags
- 3. Transmission Speed Selection

Up to four address lines are allowed (eight were actually used), plus two extra lines which are special decoding controls (MEM/IO selection, Enable Control . . .). Two flip-flop load flag conditions, from the address bus (A1 and A2), providing handshake between the 6850 UART and the communication lines. They have a common clock which also serves as Chip Select (CSO) for the UART.

The UART Transmit clock (TXCLK) can be directly connected to the Receive Clock (CK or RXCLK) or represents the Receive Clock value divided by sixteen. This function was performed by four D-type Flip-Flops connected as a 4-stage Asynchronous Divider. Since each basic cell, used in a PAL20RA10 device has four Product Terms available, this function could be implemented either asynchronously or synchronously. In the PAL Design Specification example, a 4-bit synchronous divider was used instead of the asynchronous circuit shown in the schematic.

### **Pin Description**

1.	TEST	Allows preload function for testing
3	A2	Address line from address bus
4	Δ1	Address line from address bus
5	HDSHAKE	Handshake line (CTS/DTS)
6	CK	External clock
7	E	External Clock.
1.		Enable line from microprocessor.
8.	AUXDECOD	Extra decoding line
		(e.g. board level decoding).
9.	A3	Address line from address bus.
10.	A4	Address line from address bus.
11.	A5	Address line from address bus.
12.	GND	Reference power supply ground.
13.	/OE	Output enable line.
14.	A6	Address line from address bus.
15.	SPEEDSEL	Speed selection line.
16.	DIV4	MSB 4-bit synchronous counter.
17.	DIV3	3rd stage synchronous counter.
18.	DIV2	2nd stage synchronous counter
19.	DIV1	LSB 4-bit synchronous counter
20.	CS0	LIABT chip select line (CSO)
21	BLOCREC	Bloc receive line
22	DIR DIV	Direct or divided clock
23	/трн	External use flag
24	VCC	5 V power supply
64.		o v power suppry.

North R





PAL Dev	vice [	Design Specifi	cation
Title S Pattern L	erial Da ink.pds	ta Link Controller	
Revision A		an / Voluin Cherr	
Author J	ose Junt	as / Kelvin Chow	a Clawa Ca
Date 3	/1/85	c memories inc., sand	a clara, ca
CHIP SE_CH_	CNTRL P	AL20RA10	
TEST SYSRES /OE A6 SPEE /TPH VCC	ET A2 A1 DSEL DIV	HDSHAKE CK E AUXDECO 4 DIV3 DIV2 DIV1 CSO	D A3 A4 A5 GND BLOCREC DIRDIV
EQUATIONS			
/TPH	:=	λ2	;Load A2 as flag
/TPH.CLKF	SITTER	CSO	;CLK W/ ADDR. decode
/TPH.SETF	of pala	SYSRESET	;global system reset
DIRDIV	:=	Al	;Load speed ratio
DIRDIV.CLKF	=(evices	CSO	;CLK W/ ADDR. decode
DIRDIV.SETF	is it diagon	/HDSHAKE	;CLR by CTS/RTS line
/BLOCREC	h vrien=	/DIRDIV	;Controlled by speed
col basolo	the the en	HDSHAKE	; option and CTS/RTS ; line
CSO	=	/A6*A5*A4*A3*AUXDECOD	HAPT addross valid
/DIV1	:=	DIV1	;4-bit synchronous
/DTV1.CLKF	-	CK	(CLK by CK(external)
/DIV1.SETF	=	/DIRDIV	;CLR by speed option
/DIV2	:=	/DIV1*/DIV2	;2ND stage of
	+	DIV1*DIV2	;divider
/DIV2.CLKF /DIV2.SETF	=	CK /DIRDIV	;CLK by CK(external) ;CLR by speed option
/DIV3	:=	/DIV2*/DIV3	;3RD stage of
	+	/DIV1*/DIV3	;divider
	+	DIV1*DIV2*DIV3	
/DIV3.CLKF	-	CK	;CLK by CK(external)
/DIV3.SETF	=	/DIRDIV	;CLR by speed option
/DIV4	:=	/DIV3*/DIV4	;4TH stage of
	+	/DIV2*/DIV4	;divider MSB
	+	/DIV1*/DIV4	
	+	DIV1*DIV2*DIV3*DIV4	ary he average 1
/DIV4.CLKF /DIV4.SETF	=	CK /DIRDIV	CLR by speed option
CDEEDCET.		/81	Load speed choice
SPEEDSEL.CI	LKF =	CSO	;CLK W/ ADDR. decode
SPEEDSEL.SE	ETF =	/HDSHAKE	;CLR by CTS/RTS line
SIMULATION			
TRACE ON AT	A2 A3 1	4.45.46.E.	Signals to be
AU AU	JXDECOD, SO, SPEEDS	SYSRESET, / TPH, HDSHAKE, SEL, DIRDIV, CK,	;observed
DI	IV1, DIV2	DIV3, DIV4	
SETF SYSRES	SET,/HDSH	IAKE	Reset all regs
CHECK /SPEI SETF /SYSRI	EDSEL,/DI	IRDIV, TPH A2, A3, A4, A5, /A6, HDSHAI	KE, ;Set decode

CHECK /SPEEDSEL, DIRDIV

FOR I:=1 TO 15 DO BEGIN SETF CK SETF /CK END

Check SPEEDSEL and DIRDIV regs This portion; simulates divide; by four counter;

### Simulation Results

age : 1				
	g g g gg	dd dd dd d	d dd dd dd	dd dd dd
Al	ХХННННННН	нннннннн	НННННННН	нннннннн
A2	ХХННННННН	нннннннн	нннннннн	нннннннн
A3	ХХННННННН	нннннннн	нннннннн	нннннннн
A4	ХХННННННН	нннннннн	НННННННН	нннннннн
A5	ХХННННННН	НННННННН	нннннннн	нннннннн
A6	XXLLLLLLLL	LLLLLLLLL	LLLLLLLLL	LLLLLLLLL
E	ХХННННННН	НННННННН	НННННННН	нннннннн
AUXDECOD	ХХННННННН	НННННННН	НННННННН	нннннннн
SYSRESET	HHLLLLLLL	LLLLLLLLL	LLLLLLLLL	LLLLLLLLL
TPH	LLLLHHHHHHH	нннннннн	нннннннн	ННННННННН
HDSHAKE	LLHHHHHHHH	ННННННННН	нннннннн	нннннннн
CSO	ХХННННННН	нннннннн	нннннннн	нннннннн
SPEEDSEL	LLLLLLLLL	LLLLLLLLL	LLLLLLLLL	LLLLLLLLL
DIRDIV	LLLLHHHHHHH	НННННННН	НННННННН	ННННННННН
CK	XXXXXHHLHH	LHHLHHLHHL	HHLHHLHHLH	HLHHLHHLHH
DIVI	XLLLLLHHHL	LLHHHLLLHH	HLLLHHHHLLL	HHHLLLHHHL
DIV2	XLLLLLLLH	HHHHHLLLLL	LHHHHHHLLL	LLLHHHHHHHL
DIV3	XLLLLLLLL	LLLLHHHHHH	HHHHHHHLLL	LLLLLLLLH
DIV4	XLLLLLLLL	LLLLLLLLL	LLLLLLHHH	нннннннн

Page : 2 аа аа аа а Al А1 99 39 35 39 А1 НИНИНИНИН А2 ИНИНИНИНИН А3 ИНИНИНИНИНИ А4 ИНИНИНИНИНИ А5 ИНИНИНИНИНИН А6 LLLLLLLLL E ИНИНИНИНИНИ MUXDECOD ИНИНИНИНИНИ SYSRESET LLLLLLLLLL CTPH ИНИНИНИНИНИ HOBAAKE ИНИНИНИНИНИ SPEEDSEL LLLLLLLLLL DIADJY ИНИНИНИНИНИ CK LHNLHLLHL

CK DIV1

DIV2 DIV3 DIV4

ННННННННН

LLHHHLLLHH

ннннннннн

24 VCC TEST 1-DO SYSRESET 2 RA CELL 23 TPH A2 3 22 DIRDIV RA CELL 21 BLOCREC A1 4 RA CELL 20 CSO HDSHAKE 5 RA CELL 19 DIV1 CK 6 RA CELL 18 DIV2 E 7 RA CELL AUXDECOD 8 17 DIV3 RA CELL A3 9 16 DIV4 RA CELL 15 SPEEDSEL A4 10 RA CELL A5 11 14 A6 RA CELL GND 12 <13 OE

### Functional Description

One of the more widely used computer families is the Digital Equipment Corp.'s PDP-11 series. This family of computers uses the DEC unibus to communicate between cards. A specific protocol is required to interface a card to the unibus. This protocol is described in the available DEC literature.

Since the unibus is an asynchronous bus, much of the interface circuitry consists of combinational logic to generate specific signals and flip-flops which are set and reset as flags. This tends to use a lot of SSI and MSI logic packages. Using Monolithic Memories' PAL devices, much of this logic can be condensed into a few packages. Figure 2 is the schematic diagram for an interrupt Controller to be used on the unibus. (p. 6-30 of the 1976 DEC PDP-11 Peripherals Handbook.)

Many cards communicate over the bus by taking control of the unibus with an interrupt request, and then do whatever they require before releasing control. As can be seen, this interrupt controller takes six special interface ICs, (380 and 8881 bus drivers and receivers) eight MSI, SSI ICs, (7400, 7402 nad 7474s) along with some transistors and discrete parts. This parts count can be considerably reduced by using PAL20RA10 and PAL20L10 devices.

Figure 1 shows how the circuit with the PAL devices would look. The two PAL devices allow almost all of the 7400, 7402 and 7474 packages to be removed. (Almost a 4-1 saving in chip count.) In addition the preload pin (PRLD) on the 20RA10 allows the flipflops to be easily set to a known state on power up, or when re-initializing. So the PAL devices reduce the logic package count from eight chips to three.

This shows that by using PAL devices substantial space and circuit savings can be realized when interfacing to the unibus.

In the schematic shown, thre are three VLSI devices, three MSIs and two SSIs. Using a PAL20RA10 logic circuit, it is possible to replace three MSIs and one SSI device, thereby reducing the chip count by a factor of two. The ICs inside the enclosed loop were replaced.



### Interrupt Controller





Title Pattern	DEC PDP-11 unibus interrupt controller Control.pds	
Revision Author Company Date	A Dan Kinsella Monolithic Memories Inc., Santa Clara, CA 3/1/85	
CHIP INTR	CONTROL PAL20RA10	

PL AINTR NC ABGIN FFIRESET SSYN BINTR NC FF3RESET BBGIN

NC GND NC OUT4 OUT3 OUT2 OUT1 FF3 NFF4 FF4 NFF2 FF2 FF1 VCC EQUATIONS

:= /FF1*FF2	;Master control
= /FF1RESET	;block A
= /ABGIN	
:= FF1	;Bus Busy Signal
= /AINTR	
= ABGIN*FF2*/SSYN	
:= FF1	;Bus sack signal
= /AINTR	
= ABGIN*NFF2*/SSYN	
:= /FF3*FF4	;Master control
= /FF3RESET	;block B
= /BBGIN	I OOMIN
:= FF4	;Bus busy signal
= /BINTR	
= BBGIN*FF4*/SSYN	
:= FF3	;Bus sack signal
= /BINTR	
= BBGIN*NFF4*/SSYN	
= FF1+FF2	;Bus request signal ;block A
= FF4+FF3	;Bus request signal
HOW YER, & HIMMIN & AN	;block B
= AINTR	;Intr. signal for
- DIVED	Tata signal for
= BINIK	thus reg block B
	<pre>:= /FF1*FF2 = /FF1RESET = /ABGIN := FF1 = /AINTR = ABGIN*FF2*/SSYN := FF1 = /AINTR = ABGIN*FF2*/SSYN := /FF3*FF4 = /FF3*ESET = /BBGIN := FF4 = /BINTR = BBGIN*FF4*/SSYN = FF1*FF2 = FF4+FF3 = AINTR = BINTR</pre>

Page : 1	
	gg g
FFIRESET	LHHH
<b>FF3RESET</b>	LHHH
AINTR	HLLL
BINTR	HLLL
SSYN	XXXL
ABGIN	XHHH
BBGIN	XHHH
FF1	LLLL
FF3	LLLL
NFF2	XLLL
NFF4	XLLL
OUT1	XHHH
OUT2	XHHH
OUT3	LHHH
OUT4	LHHH

PL		~		4 VCC
AINTR	2	RA CELL		3 FF1
NC	3	RA CELL		2 FF2
ABGIN	4	RA CELL	5120	1 NFF2
FF1RESET	5	RA CELL	1 23	20 FF4
SSYN	6	RA CELL		I9 NFF4
BINTR	7	RA CELL	niv il mer	18 FF3
NC	8	RA CELL	$\vdash$	17 OUT1
FF3RESET	9	RA CELL	$\vdash$	16 OUT2
BBGIN	10	RA CELL		IS OUT3
NC	11	RA CELL		4 OUT4
GND	12			I3 NC

SIMULATION

TRACE\_ON FF1RESET FF3RESET AINTR BINTR SSYN ABGIN BBGIN FF1 FF3 NFF2 NFF4 OUT1 OUT2 OUT3 OUT4

SETF /FFIRESET /FF3RESET AINTR BINTR ;Reset all regs

SETF FFIRESET FF3RESET /AINTR /BINTR ABGIN BBGIN

SETF /SSYN

;Clock FF1 and FF3 ;regs ;Clock NFF and NFF3 ;regs

Interrupt Controller

### PAL Device Design Specification

#### STREET HOUSIDING

cia - Hato MDP-11 unibus Interrup: controller Attern control.pds wision A thory can structia thory controller Hasories Iru., Santa Clara, C spony boulthic Hasories Iru., Santa Clara, C

GIAROKIAN JORTHOL PRINCHALO

A ATHER HE ADOLN FTURNET MAYS BINTE NO FFUELER RECTA

ENOTTADOT

iblock A

rous sons aven

# Video Frame Grabber

### Alfie Gilbert

High performance Programmable Array Logic devices are powerful building blocks for video system applications. In this paper a tutorial approach is taken to describe the synthesis of a personal computer-based video digitizer peripheral. The design exercise features typical video frame buffer functional modules such as a time base generator, memory address generator and memory control logic which are integrated into a single Mega-PAL<sup>™</sup> device. To maximize the information transfer from this tutorial the reader should be moderately familiar with general PAL design concepts, however, a minimal amount of video knowledge is required to grasp the design implementation.

EXPLATION ERACE OF FEIRESET FEIRESET ATHER BEINER DELE BELE ABETH BREEH PET FEIRESET FEIRESET ATHER BUTE OUTE OUTE OUTE DETE FEIRESET FEIRESET ATHER BUTER SCIOCK FEI DRA FEI DETE FEIRESET FEIRESET VALUER VEIRER SCIOCK FEF RA ME HEFE DETE VERVE

Monolithic

TWX: 910-338-2376



HOW TO GET LUCKY IN CALIFORNIA

Hello my name is Alfie Gilbert. That is me on the right with my supervisor, John Birkner. John co-invented the PAL logic circuit back in 1977 and has championed these remarkable devices ever since. As a token of MMI's appreciation of John's effort, he drives a PORSCHE CARRERA which is quite a beautiful car. Not bad John , not bad at all!

If you take the time to ask John how one might be so lucky as to be handed the keys to a turbo, he will answer you in one word, INNOVATE. So how do I innovate my way into a Porsche you are probably wondering? If you are a mature electronic engineer, you no doubt have some strong ideas and some direct innovative work experiences to serve as guidelines. Students and recent graduates however face a little different challenge. Although these individuals typically have few preconceptions about what is feasible, which is quite an asset, they often have not experienced the design process. exercise to familiarize the novice designer with some of the tradeoffs and "tricks-of-the-trade" involved with logic design. If you are a student, I hope this application will help focus your creativity into something rewarding like John's car. GO FOR IT!

As you probably noticed by now, this application note is written in the literary first person which is very unusual for technical subjects. I chose this style because I wanted to relate to you directly, designer to designer. Although I am presently employed as an applications specialist, I enjoy teaching electronics as a second career, which over the years has put me in direct contact with many students who seem to share one thing in common, the desire to invent something. PAL devices from the student perspective, are ideal vehicles for creative design because they directly realize digital logic equations in silicon. If a design can be described with Boolean algebra or state equations, it can be built with PAL devices. All this magic is made possible by systematically burning out a fuse array, the height of simplicity in ASIC design.

### SOME PERSPECTIVE

PAL logic circuits participate in a segment of the semiconductor marketplace known as ASICs , which is an acronym for Application Specific Integrated Circuits. Programmable Array Logic, Gate Array, Standard Cell, and Full Custom technologies compete for market share in the ASIC arena. Typically, ASICs implement the functionality that would occupy a whole circuit board of standard MSI logic onto a single chip. Of the four ASIC technologies, PAL devices are by far the simplest to use. PAL-based designs typically can be implemented in a far shorter timeframe than with the other three alternatives. Development systems for PAL designs are less expensive as well. A typical PAL development system consists of a personal computer and a programming unit. This FRAME GRABBER design exercise, for example, was done using a COMPAQ computer, a VARIX programmer, and a TEKTRONIX scope. The pearl of wisdom which I would like to pass on to the reader is simple: No matter what you are designing or what technology (ASIC or standard logic) you use to design, it is easier to prototype the design with PAL devices. Any designer will tell you that PALS ARE GREAT BUILDING BLOCKS. Pros also know that true artists SHIP thier product FIRST. This is known as opening the window of opportunity and it is very crucial to the success of a product. The following is an excerpt from the Macintosh Design Case History article which appeared in IEEE SPECTRUM DECEMBER 1984. If you have a chance, read the entire article. each double separitato fractione altil a

typically have few preconceptions about what is feasible, which is guite an asset, they often have not experienced

The computer's circuit density was one bottleneck. Mr. Smith had trouble paring enough circuitry off his first two prototype to squeeze them onto one logic board... Another problem with the Macintosh display was its limited dot density...

Mr. Smith could think of but one alternative: combine the video and other miscellaneous circuitry on a single custom n-channel MOS chip. Mr. Smith began designing such a chip in February 1982. During the next six months the size of the hypothetical chip kept growing ... After thinking about the problem for three months, Mr. Smith concluded in July 1982 that "the difference in size between this chip and the state of Rhode Island is not very great." He then set out to design the circuitry with higher-speed programmable array logic -- as he had started to do six months earlier. He had assumed that higher resolution in the horizontal video required a faster clock speed. But he realized that he could achieve the same effect with clever use of faster bipolar-logic chips that had become available only a few months earlier. By adding several high speed logic circuits and a few ordinary circuits, he pushed the resolution to 512 dots.

Another advantage was that the PALs were a mature technology and their electrical parameters could tolerate large variations from the specified values, making the Macintosh more stable and more reliable-important characteristics for a so-called appliance product.

### WHAT WIZARDS KNOW

The fellow referred to as Mr. Smith in the excerpt from SPECTRUM is Burrell Smith. It is amusing that Burrell's business card really does read "HARDWARE WIZARD" which is a fairly accurate title considering his handiwork. He and Andy Hertzfeld (computer cult heroes out here in Silicon Valley) wrote a great technical description of the Macintosh System Architecture and System Software for BYTE Magazine, February 1984 (Volume 9, Number 2). I encourage you to reference that issue to get some insight into how creatively PALs may be employed in system design. The six PAL devices which are designed into the Macintosh are a lot more than "glue logic". They form the core of the video graphics/bus management hardware. I can not elaborate too much more on the functionality of the Macintosh PAL set without touching on some proprietary subjects, so I won't, other than to mention that the MAC PAL devices are all from the "20 pin " family, PAL16R8-type parts. As you probably guessed, I own a MAC (as well as several other computers which I keep for historical reasons) really like it, and respect its designers. NICE WORK FOLKS!

OLD PAL DEVICES, NEW PAL DEVICES MADDAED SARIASOGME ANTONY Technology has a way of marching on, with us or without us, therefore a substantial part of the design challange is often in picking the technological alternative which is most in league with the future. When Burrell Smith designed the MAC's PAL set (back in 1982) the industry "workhorse" was the PAL16R8/PAL16L8 family of parts. The big advances at that time were in the speed area, fast (A) PAL devices which featured a propagation delay of only 25 ns were novel. Of course today in 1985 we have even faster (B) PAL logic circuits which save yet another 10 ns of the propagation delay resulting in a blazing fast TPD of only 15 ns. Over the past few years, we have also seen the power consumption of MMI PAL devices decrease by a factor of two (-2) and a factor of four (-4 parts). Most of these improvements and variations in speed and power for the 20-pin family have resulted from changes in our semiconductor process. All of these changes are certainly noteworthy, however, I think ARCHITECTURE is the area where MMI has really advanced by leaps and bounds. In 1984, MMI brought to market the first parts of our megaPAL family, the PAL64R32 and the PAL32R16 devices. MMI was flattered to be given the PRODUCT of the YEAR award (Electronic Products Magizine) for the PAL64R32 logic circuits. I chose it for the heart of this design exercise. Our megaPAL devices feature several significant architectural improvements over previous PAL devices most notably, product term sharing, programmable output polarity, and register bypass. The PAL64R32 device has 32 input pins, 32 output pins, and 256 product terms to relate the inputs to outputs. The PAL64R32 logic circuit is four times as dense as the PAL16R8 device, one of which is also included in this design exercise, because it will soon be fabricated in CMOS.

## DIFFERENT STROKES FOR DIFFERENT FOLKS

Equally significant to the megaPAL, in terms of architecture, is another new PAL from MMI, the PAL20RA10 logic circuit (the RA in the designator stands for Registered Asynchronous). Each of the 10 identical macrocells of the 20RA10 features a 7474 type D flip-flop which may be asynchronously set or reset (via a product term). The clock to the macrocell register is also derived from a product term which is a somewhat radical departure from traditional PAL architectures. Other features of the 20RA10 include macrocell register bypass (this is accomplished by simultaneously asserting set and reset, which of course is an illegal condition for a 7474 register), and programable output polarity. The PAL20RA10 device is an extremely flexible and unstructured device. It is ideal for interfacing dissimilar signals, or interfacing to an asynchronous system bus. Needless to say, I have also chosen to include the PAL20RA10 device in this design exercise. MegaPAL devices are highly structured logic elements which make them ideal for synchronous logic. The

PAL20RA10 logic circuits are just the opposite, they are flexible and most effective in asynchronous environments. Because most applications have elements of structured and random logic, I am very enthusiastic about designing with megaPAL devices and PAL20RA10 logic circuits in tandem. The "trick", of course, is to partition the system so that synchronous logic is realized in the highly structured megaPAL device while the random logic is implemented by the more flexible RA PAL.

### THE IBM (INVERSE BURRELL MACHINE) CHIP SET

As I am sure you have noticed, computer coupled raster graphics video systems have abounded in recent years. In just the consumer electronic sector we have witnessed the video game, the personal computer, and most recently digital television. This explosive growth, in part, has been fueled by the decreasing cost of memory, specifically RAM. RAM memory is important in modern raster video systems because it retains the luminance and chrominance information required by the display monitor to generate an image. This RAM memory is often refered to as the bit map of the video raster. A video controller is a device which facilitates a one-to-one pairing between each bit of the video RAM array and a specific location (coordinate) on the monitor's display tube. If you did investigate the Macintosh's video design, you no doubt realize the power and flexibity of PAL devices in implementing video controllers. What I propose we do together at this point, is invent a widget that does the INVERSE operation of a video controller, specifically a video digitizer/frame buffer. Video controllers typically pull information out of RAM to form an output signal known as "composite video", our unit accepts composite video as input and stores that information in a RAM array. We will call it a FRAME GRABBER because that is exactly what it does. The host environment for our FRAME GRABBER will be a personal computer. This environment will provide a debug monitor during development and allow us to "reconstruct" our digital image thru the PC graphics mode for display. The FRAME GRABBER will interface thru the I/O channel of ubiquitous IBM-PC compatible computers. Application support software to simulate "gray scale" will be writen in a higher level language (turbo Pascal), rather than Assembly language, in the hopes of being self explanatory.

Before beginning our design exercise, let us review some video principles and get familiar with the signals which we will be dealing with. If you have no idea how a television works, Milt Wilcox wrote a good application note titled A Color TV Primer for the E.E. which may be found in National Semiconductor Linear Applications Handbook. It is worth reading, as is the video section of Donald Finke's classic Electronic Engineering Handbook.

# A BRIEF OVERVIEW OF VIDEO

Suppose we focus a typical consumer video camera (VHS or Beta format) on a target such as the one depicted in FIGURE ONE. The output signals of these types of video cameras were standardized several years ago by the EIA and formalized in a document known as RS-170A. This type of video signal is often referred to as "NTSC composite video" because it contains four distinct signal components which are merged together (for better or worse if you are a videophile). These four signals are luminance(brigthness) chrominance (color), audio (sound), and synchronization. This type of signal is sufficient to directly drive most monitors, and is also the basis for television broadcast as well. The output signal of most video sources (VCRs, Videodisks, etc.) that are sold in North America are also composite video, thus making them identical to this video camera example. That fact is handy to know, because it insures that our FRAME GRABBER widget will be compatible with most contemporary video sources (compatibility is a very important issue and should always be carefully considered by the designer as early as possible in a product design cycle).



Let's investigate the video output signal generated by the camera aimed at the "gray bar" target depicted in FIGURE ONE. The camera signal illustrated in FIGURE TWO is for the "scan" from point A to point B. The important thing for the reader to notice is that the camera output signal is proportional to the brightness (luminous intensity) of the target during the scan fron A to B. This process of scanning from right to left happens 262.5 times as the target is traversed from top to bottom. In between each scan is a time interval known as horizontal retrace (or H sync). During this time the target scan is blanked as the raster retraces its path to get into position just slightly below point A. The scan process then repeats. The horizontal retrace time interval may be seen in the camera output signal of FIGURE TWO as the "pulse" which is labeled SYNC. It takes about 64 ms for a scan and retrace to occur. A collection of 262.5 consecutive

and the top of the target to the pottom. At this point, the scan blanks for a rather long time (the interval is known as vertical retrace and lasts for a period equal to 20 horizontal scans) as the raster moves vertically to the top of the target again. The whole field is then traced out again, however, the scans of the second field are offset by half a horizontal line. Two consecutive fields of video are known as a VIDEO FRAME. It is precisely this amount of information, a frame, which our widget will digitize and store in RAM, because this is the minimum information required to reconstruct an image. The total number of horizontal scans in one video frame is 262.5 scans/field times 2 fields/frame or 525 scans/frame (NTSC composite video is often referred to as a 525 line system). Incidentally, the reason why the two consecutive video fields are offset by half a horizontal scan is a "trick" called interlacing and it is helpful in reducing display tube flicker.



TIMING IS EVERYTHING

In video systems, even more than in life, timing is critical. Video is a highly repetitive process and every event in that process happens in synchronous with a clock. The "clock" for composite video is usually an integer multiple (harmonic) of the NTSC "color burst" frequency. Color burst frequency is defined by the EIA to be 3.579545 MHz ( a copy of the RS-170A signal standard is included as an appendix to this design exercise). The horizontal scan rate of composite video approximately 15,750 Hz (one scan period (H) = 63.556 ms). The field rate is 525/2 times the horizontal scan rate (about 60 Hz) which then makes the frame rate 30 Hz.



SOME QUICK NUMBERS and black onby a ballad at anala

traverse from the top of the target to the bott On the bus expansion slots of personal computers which are hardware compatible with the IBM-PC is a signal called OSC which has a frequency of 14.318 MHz (fourth harmonic of color burst). Since our FRAME GRABBER widget will be hosted by a PC, it is natural to use OSC as our system clock. The flash A/D conversion rate was chosen to be equal to color burst for this exercise. Some quick calculations on the FRAME GRABBER timing will reveal the following facts: If 30 Hz is the video frame rate and 14.3 MHz is the system clock, 476190 system clock periods will elapse in one video frame. Since a nineteen bit counter is required to count to 476190, the heart of the FRAME BUFFER will indeed be a counter of this length. If the video signal is digitized to two bits of accuracy per flash conversion and the flash conversion rate is 3.58 MHz 119050 samples or 238100 bits (roughly 32k bytes of RAM) will be required to retain the information content of a video frame in memory.



Since the FRAME GRABBER system clock rate is 14.3 MHz and the A/D flash conversion rate is 3.58 MHz four system clock cycles (280 nsec) elapse between conversions. The memory organization is 8 bits wide and the A/D accuracy is 2 bits wide therefore 4 sucessive flash conversions will have to be "packed" into each byte of RAM. Four sucessive flashes will require 16 system clock cycles (1.12 ms) to complete. A 4-bit counter obviously increments to 16, therfore it is natural to segment our requisite 19-bit counter into a 4-bit counter (which will be implemented as the time base module of the megaPAL design specification) and a 15-bit counter (address generation module). A 15-bit counter increments to 32k which is the required memory address range to store a video frame at our particular A/D conversion rates and resolution. The reader can crosscheck these rough numbers by remembering that a memory write occurs every 1.12 ms (16 cycles of the system clock) and a horizontal scan takes about 64 ms, therfore 58 bytes are required to store a line of video. There are 525 lines in a video frame, so the address counter will increment to 30,450 over the duration of a video frame in we allow it to "free run". The outputs of the FRAME GRABBER time base module are illustrated in FIGURE THREE, as well as the write enable signal, to the static RAMS (/WRITE), the flash A/D bus output enable (/FLOE) and address counter increment signal (INCADR). This should give some idea of the basic system timing.

### CLAMP PLEASE OT bas , IT , ST gebon dugai and ta beneficiate od

In most video cameras, the RS-170 output signal is usually AC coupled at the source for isolation purposes. This situation presents a small problem for the FRAME GRABBER because the input video signal is "floating", i.e., it lacks DC integrity. In order for an AC-coupled signal to be digitized, it must be "clamped" (DC restored) before it can be compared against a series of voltage thresholds. A traditional circuit to accomplish this technique of Boool flash A/D conversion usually involves a series of linear comparators and an accurate resistor network to divide down a precision voltage reference. DC restoration is generally accomplished by "dumping" one side of a coupling capacitor with a transistor during the back porch interval of horizontal retrace. For low-resolution applications, however, a much simpler PAL-based circuit can perform the same function. The applied and no pulleages



Monolithic III Memories

IC ]

The FRAME GRABBER video clamp/flash converter circuit is shown in FIGURE FOUR. Let's investigate how this circuit operates from an analog point of view. The DC voltage at node A (VA) is about 2.1 volts if one assumes each of the three silicon diodes has a forward voltage drop of .7 volt when driven hard (RS must be on the order of 500 ohms). The voltage VB will then be 1.4 volts or one diode drop below VA. If the Thevenin equivalent impedance to ground at node B was infinite, the most negative part of the AC coupled video input signal (H sync) would be clamped at 1.4 volts by the action of the diodes and capacitor. In reality the circuit is not a perfect clamp because other currents do indeed enter and leave node B, but it does work reasonably well if C is large (on the order of 100 microfarads for our Z Thevenin of 5k ohms). The clamped video signal will be diminished at the input nodes T2, T1, and T0 by the ratio dictated by the voltage divider formed by R1, R2, R3, and R4. The voltages at nodes T3, T2, T1, and T0 implicitly are "compared" against the internal threshold (about 1.4 volts) of the PAL device input structure which causes a logic level discrimination or conversion. This simple flash A/D converter implemented by a PAL16R8 and a few passives performs surprisingly well if the PAL digital noise is mostly common mode with the input (avoid ground loops at all cost). This scheme may easily be extended to 3 bits of resolution which requires 8 thresholds to be encoded, if 1% resistors are used in the ladder. For higher resolution applications, the design may include comparators to front end the PAL device. Above 3 bits of resolution, a bipolar technology imposed limitation on this A/D technique occurs because the input structure of a TTL PAL device will both source and sink current depending on the voltage magnitude at the input. This leakage current obviously increases with the number of thresholds and has a cumulative negative effect in the resistor string. Future CMOS PAL logic circuits will be ideal for these applications however, because of the high input impedance of CMOS devices.

### THE FRAME GRABBER SYSTEM OPERATION

The FRAME GRABBER system diagram is illustrated in FIGURE FIVE. Three PAL devices form the core of the system. The megaPAL device handles most of the timing, address, and control logic. The PAL16R8 handles A/D conversion and local bus interface, while the PAL20RA10 serves to interface the local bus to the host PC I/O channel bus. To complete the system four 8k byte static RAMs form the buffer memory and an octal transceiver (74LS245) provides sufficent drive for the I/O channel. The FRAME GRABBER has two modes of operation. When the MODE control bit is high, the unit is in the capture mode. Video input will continuously be digitized and stored in RAM. When the MODE bit is low, or read mode, the PC I/O channel takes over memory control. The byte of buffer memory pointed to by the address counter value can be accessed by an I/O reference to location 100 HEX.


COLL TIL	I MMIL SANIA CLARA, CA.			
DATE	12/17/84			
CHIP	FLASH PAL16R8 DEVICE			
CLK /C	LP 0358 0716 NC T3 T2 T1	TO GND CINERAL	20122 22 10 9 8 7 9 5	
/OE DO	D1 D2 D3 D4 D5 D6 D7 VCC	IO GRD		
;				
;	FLASH A/D MODULE	MAR STREET	122 C82	
; This	design specification mode	ile implements	a low resolution	
; svnc	hronously encoded into two	bit groupings	. then "packed"	
; four	times to form an output 1	oyte. This pack	ing operation is	
; acco	mplished by two parallel :	four bit shift	registers which	
; are	functionally implemented	in this PAL dev	ice. One shift re	egis
; oper	ates on even bits while the	ne other on odd	bits (e.g.	
; on t	he rising edge of the 14.	3818 MHz system	clock when time	
; base	input clocks are in the	proper state. F	our periods of th	ne
; syst	em clock elapse between si	cessive Flash	conversions for a	an
; effe	ctive Flash rate of 3.58 1	MHz. If the cla	mped video input	sig
; nas	sufficent magnitude to cro	oss the upper t	nree thresholds (	(wn:
	two hit encoding would be	11 If none of	the four threshe	
; the ; (Hsv	two bit encoding would be nc) were crossed, the enc	ll. If none of oding would be	the four thresho 00. The first end	olds
; (Hsy ; in a	two bit encoding would be nc) were crossed, the enco sequence of four flashes	<pre>ll. If none of oding would be will end up re</pre>	the four thresho 00. The first end gistered in D7 ar	olds cod: nd I
; (Hsy ; in a ; The	two bit encoding would be nc) were crossed, the enco sequence of four flashes last encoding will be reg	<pre>11. If none of oding would be will end up re istered in D1 a</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni	olds cod: nd I ica:
; the ; (Hsy ; in a ; The ; incr	two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg easing video signal from d be represented by 00011	11. If none of oding would be will end up re istered in D1 a Hsync to black	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white	olds cod: nd I ica:
; the ; (Hsy ; in a ; The ; incr ; woul ; One	two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R	11. If none of oding would be will end up re istered in Dl a Hsync to black Oll after packi 8 device does n	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ot have an output	olds cod: nd I Lca:
; the ; (Hsy ; in a ; The ; incr ; woul ; One ; pola	two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg- easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, this	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black 011 after packi 8 device does m 5 design specif</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ot have an output ication module	olds cod: nd I lca:
; the ; (Hsy ; in a ; The ; incr ; woul ; One ; pola ; is i	two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg- easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, this mplemented in negative lo	<pre>11. If none of oding would be will end up re istered in Dl a Hsync to black Oll after packi 8 device does n s design specif gic.</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ot have an output ication module	olds cod: nd I ica: ?
; the ; (Hsy ; in a ; The ; incr ; woul ; One ; pola ; is i ; ;	two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg- easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, this mplemented in negative low	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black 011 after packi 8 device does n s design specif gic.</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ot have an output ication module	olds cod: nd I ica:
; the ; (Hsy ; in a ; The ; incr ; woul ; One ; pola ; is i ; EQUATI	two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, this mplemented in negative loc ONS	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black 011 after packi 8 device does n s design specif gic.</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? Not have an output ication module	olds cod: nd I ica:
; the ; (Hsy ; in a ; The ; incr ; woul ; One ; pola ; is i ; EQUATI /D0	<pre>two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, this mplemented in negative loo ONS :=/CLR*/T3*/T2*/T1*/T0*</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black 011 after packi 8 device does n s design specif gic. Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ot have an output ication module ;CONVERT	olds cod: nd I ica:
; the ; (Hsy ; in a ; The ; incr ; woul ; One ; pola ; is i ; EQUATI /D0	<pre>two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg easing video signal from J d be represented by 00011 final comment, the PAL16R rity fuse, therefore, this mplemented in negative loo ONS :=/CLR*/T3*/T2*/T1*/T0* +/CLR* T3* T2*/T1*/T0*</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black 011 after packi 8 device does n s design specif gic. Q358* Q716 Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ot have an output ication module ;CONVERT ;CONVERT	blds cod: nd I ica:
; the ; (Hsy ; in a ; The ; incr ; woul ; One ; pola ; is i ; EQUATI /D0	<pre>two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg easing video signal from J d be represented by 00011 final comment, the PAL16R rity fuse, therefore, this mplemented in negative low ONS :=/CLR*/T3*/T2*/T1*/T0* +/CLR* T3* T2*/T1*/T0* +/CLR*/Q358*/D0 u/(CLR*/Q358*/D0)</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black 011 after packi 8 device does n s design specif gic. Q358* Q716 Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ot have an output ication module ;CONVERT ;HOLD ;HOLD	blds cod: nd I ica:
; the ; (Hsy ; in a ; The ; incr ; woul ; One ; pola ; is i ; EQUATI /D0	<pre>two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, thi: mplemented in negative lo ONS :=/CLR*/T3*/T2*/T1*/T0* +/CLR*T3* T2*/T1*/T0* +/CLR*/Q358*/D0 +/CLR*/Q716*/D0 + CLR</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black Oll after packi 8 device does n s design specif gic. Q358* Q716 Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ot have an output ication module ;CONVERT ;HOLD ;HOLD ;CLEAR	blds cod: nd I ica: ?
; the ; (Hsy ; in a ; The ; incr ; woul ; One ; pola ; is i ; EQUATI /D0	<pre>two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, thi. mplemented in negative low ONS :=/CLR*/T3*/T2*/T1*/T0* +/CLR*T3* T2*/T1*/T0* +/CLR*/Q358*/D0 +/CLR*/Q716*/D0 + CLR</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black Oll after packi 8 device does n s design specif gic. Q358* Q716 Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ot have an output ication module ;CONVERT ;CONVERT ;HOLD ;HOLD ;CLEAR	blds cod: nd I ica: ?
<pre>/ Che / (Hsy / in a The / Incr / pola / D1 / D1</pre>	<pre>two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, thi. mplemented in negative loo ONS :=/CLR*/T3*/T2*/T1*/T0* +/CLR*/Q358*/D0 +/CLR*/Q716*/D0 + CLR :=/CLR*/T3*/T2*/T1*/T0*</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black Oll after packi 8 device does n s design specif gic. Q358* Q716 Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ot have an output ication module ; CONVERT ;HOLD ;HOLD ;CLEAR ;CONVERT	olds cod: nd I ica: ?
<pre>/ Che / (Hsy / in a / The / nor / D1 / Che / Che</pre>	<pre>two bit encoding would be nc) were crossed, the enco- sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, this mplemented in negative loo ONS :=/CLR*/T3*/T2*/T1*/T0* +/CLR*T3*T2*/T1*/T0* +/CLR*/Q358*/D0 + CLR :=/CLR*/T3*/T2*/T1*/T0* +/CLR*T3*/T2*/T1*/T0*</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black Oll after packi 8 device does n s design specif gic. Q358* Q716 Q358* Q716 Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ot have an output ication module ; CONVERT ;HOLD ;HOLD ;CLEAR ;CONVERT ;CONVERT ;CONVERT	olds cod: nd I ica: ?
<pre>; che ; (Hsy ; in a ; The ; incr ; woul ; One ; pola ; is i ; EQUATI /D0 /D1</pre>	<pre>two bit encoding would be nc) were crossed, the enco sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, thim mplemented in negative low ONS :=/CLR*/T3*/T2*/T1*/T0* +/CLR*/Q358*/D0 +/CLR*/Q358*/D0 + CLR :=/CLR*/T3*/T2*/T1*/T0* +/CLR*/Q358*/D1 +/CLR*/Q358*/D1</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black 011 after packi 8 device does n s design specif gic. Q358* Q716 Q358* Q716 Q358* Q716 Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ot have an output ication module ; CONVERT ; HOLD ; CLEAR ; CONVERT ; CONVERT ; CONVERT ; HOLD ; CONVERT ; HOLD ; HOLD	olds codi nd I ical
<pre>; cne ; (Hsy ; in a ; The ; incr ; woul ; One ; pola ; is i ; EQUATI /D0 /D1</pre>	<pre>two bit encoding would be nc) were crossed, the enco sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, thi mplemented in negative loc ONS :=/CLR*/T3*/T2*/T1*/T0* +/CLR* T3* T2*/T1*/T0* +/CLR*/Q358*/D0 +/CLR*/Q358*/D0 +/CLR*/Q358*/D1 +/CLR*/Q358*/D1 +/CLR*/Q716*/D1 +/CLR*/Q716*/D1</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black 011 after packi 8 device does n s design specif gic. Q358* Q716 Q358* Q716 Q358* Q716 Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? ication module ; CONVERT ; HOLD ; CONVERT ; HOLD ; CONVERT ; HOLD ; HOLD ; HOLD ; HOLD ; CLEAR	olds codi nd I ical
<pre>; cne ; (Hsy ; in a ; The ; incr ; woul ; One ; pola ; is i ; EQUATI /D0 /D1</pre>	<pre>two bit encoding would be nc) were crossed, the enco sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, thi mplemented in negative loc ONS :=/CLR*/T3*/T2*/T1*/T0* +/CLR* T3* T2*/T1*/T0* +/CLR*/Q358*/D0 +/CLR*/Q716*/D0 + CLR :=/CLR*/T3*/T2*/T1*/T0* +/CLR*/Q358*/D1 +/CLR*/Q716*/D1 + CLR</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black 011 after packi 8 device does n s design specif gic. Q358* Q716 Q358* Q716 Q358* Q716 Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? iot have an output ication module ; CONVERT ; HOLD ; CLEAR ; CONVERT ; HOLD ; HOLD ; HOLD ; HOLD ; CLEAR	blds cod: nd I ica:
<pre>/ Che / (Hsy / in a The / Incr / one / pola / D1 /D1 /D2</pre>	<pre>two bit encoding would be nc) were crossed, the enco sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, thi mplemented in negative loc ONS :=/CLR*/T3*/T2*/T1*/T0* +/CLR*T3* T2*/T1*/T0* +/CLR*/Q358*/D0 +/CLR*/Q358*/D0 +/CLR*/Q358*/D1 +/CLR*/Q358*/D1 +/CLR*/Q716*/D1 + CLR :=/CLR* Q358*/D2</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black 011 after packi 8 device does n s design specif gic. Q358* Q716 Q358* Q716 Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? iot have an output ication module ; CONVERT ; CONVERT ; HOLD ; CLEAR ; CONVERT ; HOLD ; HOLD ; LEAR ; HOLD ; LEAR ; HOLD	olds cod: nd I ica: ?
<pre>/ Che / (Hsy / in a The / incr / voul / D1 /D1 /D2</pre>	<pre>two bit encoding would be nc) were crossed, the enco sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, thi mplemented in negative loc ONS :=/CLR*/T3*/T2*/T1*/T0* +/CLR*T3*T2*/T1*/T0* +/CLR*/Q358*/D0 +/CLR*/Q358*/D0 +/CLR*/Q358*/D1 +/CLR*/Q358*/D1 +/CLR*/Q716*/D1 + CLR :=/CLR* Q358*/D2 +/CLR*/Q716*/D2</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black 011 after packi 8 device does n s design specif gic. Q358* Q716 Q358* Q716 Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? iot have an output ication module ; CONVERT ; CONVERT ; HOLD ; CLEAR ; CONVERT ; HOLD ; HOLD ; HOLD ; HOLD ; HOLD ; HOLD ; HOLD	blds cod: nd I ica: ?
<pre>/ Che / (Hsy / in a / The / incr / voul / D1 /D1 /D2</pre>	<pre>two bit encoding would be nc) were crossed, the enco sequence of four flashes last encoding will be reg easing video signal from 1 d be represented by 00011 final comment, the PAL16R rity fuse, therefore, thi mplemented in negative loc ONS :=/CLR*/T3*/T2*/T1*/T0* +/CLR*T3*T2*/T1*/T0* +/CLR*/Q358*/D0 +/CLR*/Q358*/D0 +/CLR*/Q358*/D1 +/CLR*/Q358*/D1 +/CLR*/Q716*/D1 + CLR :=/CLR* Q358*/D2 +/CLR*/Q716*/D2 +/CLR*/Q358* Q716*/D0</pre>	<pre>11. If none of oding would be will end up re istered in D1 a Hsync to black 011 after packi 8 device does n s design specif gic. Q358* Q716 Q358* Q716 Q358* Q716</pre>	the four thresho 00. The first end gistered in D7 ar nd D0. A monotoni to gray to white ng. Get the idea? iot have an output ication module ; CONVERT ; CONVERT ; HOLD ; CLEAR ; CONVERT ; HOLD ; HOLD ; CLEAR ; HOLD ; HOLD ; HOLD ; HOLD ; HOLD ; SHIFT	blds cod: nd I ica: ?

Monolithic III Memories

	+/СLR*/Q358* Q71 + CLR	.6*7D1 -	S; imistion S; S; M SOFTWARE	HIFT CLOSED CONTRACTOR
/D4	:=/CLR* Q358*/D4 +/CLR*/Q716*/D4 +/CLR*/Q358* Q71 + CLR	6*/D2	H; 56 0716 07 H; S; D3; D3 / D2 / D1	OLD OLD HIFT LEAR
/D5	:=/CLR* Q358*/D5 +/CLR*/Q716*/D5 +/CLR*/Q358* Q71 + CLR	L6*/D3	H; 2258 2716 ;H ;S ;C	OLD OLD HIFT LEAR
/D6	:=/CLR* Q358*/D6 +/CLR*/Q716*/D6 +/CLR*/Q358* Q71 + CLR	L6*/D4	; H ; H ; S ; C	OLD OLD HIFT LEAR
/D7	:=/CLR* Q358*/D7 +/CLR*/Q716*/D7 +/CLR*/Q358* Q71 + CLR	L6*/D5	;H ;H ;S ;C	OLD OLD HIFT LEAR
; PALAS ; ; CONTR ;/OE CL	MI SOFTWARE FUNCTI OL INPUTS K/CLR T3 T2 T1 T0	8 6 5 1 C 0 Q3 Q7 D7 E	RIPTION arro 888 OUTPUTS 06 D5 D4 D3 D2	D1 D0
	C L X X X X C H H H H L C H X X X X C H H H L L C H X X X X C H X X X X C H X X X X	X X L L H H L L L L L L H L L L H L L L H L L L H H L L L L L L L L L L L L L L	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	L L CLEAR H H ENCODE WHITE H H HOLD H H SHIFT H H HOLD H L ENCODE GRAY H L HOLD H L SHIFT H L SHIFT
, , , , , , , , , , , , , , , , , , ,	C       H       X       X       X       X         C       H       H       L       L       L         C       H       X       X       X         C       H       X       X       X         C       H       X       X       X         C       H       X       X       X         C       H       L       L       L         C       H       X       X       X         C       H       X       X       X         C       H       X       X       X         C       H       X       X       X         C       H       X       X       X	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{llllllllllllllllllllllllllllllllllll$
; L ; H ;	C H X X X X X X X X X X	H L H L X X Z Z	L H L L Z Z Z Z	L L HOLD Z Z TRISTATE

3

Monolithic III Memories

SIMULATION GJOB: ; GIOH: ; This "brute force" simulation specification directly ; implements the PALASM1 SOFTWARE style function table described above. TRACE ON T3 T2 T1 T0 Q358 Q716 D7 D6 D5 D4 D3 D2 D1 D0 SETF OE CLR ;CLEAR CHECK /D7 /D6 /D5 /D4 /D3 /D2 /D1 /D0 SETF /CLR T3 T2 T1 /TO Q358 Q716 CLOCKF CLK CLCK ECANOLO ; HOLD ON HID + SETF /Q358 /Q716 CLOCKF CLK SETF /Q358 Q716 ;SHIFT CLOCKF CLK +/CLR\*/QI58\*/016\*/D4 SETF Q358 /Q716 ;HOLD CLOCKF CLK SETF T3 T2 /T1 /TO Q358 Q716 ;ENCODE GRAY LEVEL CLOCKF CLK SETF /Q358 /Q716 ;HOLD +/CLR\*/Q **dloH;**) +/CLR\*/Q358\* Q116\*/D5 CLOCKF CLK ;SHIFT SETF /Q358 Q716 CLOCKF CLK SETF Q358 /Q716 ;HOLD CLOCKF CLK MOITTIADED LIGAT KOITONUT BRANTIOS IMPAILS ;ENCODE BLACK LEVEL SETF T3 /T2 /T1 /T0 Q358 Q716 CLOCKF CLK SETF /Q358 /Q716 ;HOLD I CONTROL CLOCKF CLK /CLR T3 T2 T1 T0 Q3 Q7 D7 D6 D5 D4 D3 D2 D1 D0 X12 T2 T1 T0 Q3 Q7 SETF /Q358 Q716 ;SHIFT CLOCKF CLK 

 CLOCKF CLK
 ;HOLD

 SETF Q358 /Q716
 ;HOLD

 CLOCKF CLK
 ;ENCODE HSYNC LEVEL

 SETF /Q358 /Q716
 ;HOLD

 CLOCKF CLK
 ;HOLD

 SETF /Q358 /Q716
 ;HOLD

 CLOCKF CLK
 ;SHIFT

 CLOCKF CLK OH SETF Q358 /Q716 ;HOLD SETF /OE CLOH H L H L L H H H H L X X X H O OMYEM GOOME L L H L H H H H L H X X X H O CLOH L L H L H H H H H H L H X X X H O CLOH L I H L H H H H H L X X X X H O CLOH L I H L H H H H H L X X X X H O CLOH L I H L H H H H H X X X X H O CLOH L I L H L H L H X X X X H O CLOH L I L H L H L H X X X X H O CLOCKF CLKOH H L L H H H L L L X X X X Z D



3

REVISION A AUTHOR ALFIE / KELVIN COMPANY MMI, SANTA CLARA, CA DATE 12/20/84 CHIP INTERFACE PAL2ORA10 DEVICE NC AEN /IOW BA9 BA8 BA7 BA6 BA5 BA4 DO D1 GND /OE D2 /FBRRD /FBRWE INC /CLRADR MODE Q3 /IOR /245EN D3 VCC ; This design specification module implements a nibble wide (four bit) ; control register for the FRAME GRABBER unit. The outputs of this ; module respond to the address, data, and control lines of the host ; Personal computer which must be hardware compatible with the IBM PC. ; Some of the outputs are combinatorial while others are registered for ; obvious reasons. This module is implemented in mixed logic and ; demonstrates the superior flexibity of this new PAL device. EQUATIONS FRAME GRABBER CONTROL REGISTER MODULE ; CONTROL REGISTER "INC" BIT ; OUTPUT IS DERIVED FROM HOST COMPUTER DATA BUS LINE DO ; IF AN I/O WRITE OCCURS AT LOCATION 110 THRU 11F HEX INC := D0 = /AEN\*IOW\*/BA9\*BA8\*/BA7\*/BA6\*/BA5\*BA4 INC.CLKF ; CONTROL REGISTER "/CLRADR" BIT ; OUTPUT IS DERIVED FROM HOST COMPUTER DATA BUS LINE D1 ; IF AN I/O WRITE OCCURS AT LOCATION 110 THRU 11F HEX /CLRADR := /D1 /CLRADR.CLKF = /AEN\*IOW\*/BA9\*BA8\*/BA7\*/BA6\*/BA5\*BA4 ; CONTROL REGISTER "MODE" BIT ; OUTPUT IS DERIVED FROM HOST COMPUTER DATA BUS LINE D2 ; IF AN I/O WRITE OCCURS AT LOCATION 110 THRU 11F HEX := D2 MODE = /AEN\*IOW\*/BA9\*BA8\*/BA7\*/BA6\*/BA5\*BA4 MODE.CLKF ; UNUSED CONTROL REGISTER BIT ; ALSO RESPONDS TO AN I/O WRITE TO 11X HEX := D3 03 Q3.CLKF = /AEN\*IOW\*/BA9\*BA8\*/BA7\*/BA6\*/BA5\*BA4 HOST SYSTEM I/O DECODER

Monolithic III Memories

; THIS COMBINATORIAL OUTPUT IS USED TO ENABLE THE BUS BUFFER ; 74LS245 IF THE HOST REFERENCES I/O LOCATIONS 100 THRU 11F HEX ; = /AEN\*/BA9\*BA8\*/BA7\*/BA6\*/BA5 245EN ; THIS COMBINATORIAL OUTPUT IS USED TO FILL THE FRAME BUFFER ; RAM LOCATION POINTED TO BY THE ADDRESS GENERATOR WHEN ; THE HOST COMPUTER WRITES TO I/O LOCATION 10X HEX 20 20 : = /AEN\*IOW\*/BA9\*BA8\*/BA7\*/BA6\*/BA5\*/BA4 FBRWE THITHIT ; THIS COMBINATORIAL OUTPUT IS USED TO READ THE FRAME BUFFER ; RAM LOCATION POINTED TO BY THE ADDRESS GENERATOR WHEN ; THE HOST COMPUTER READS I/O LOCATION 10X HEX = /AEN\*IOR\*/BA9\*BA8\*/BA7\*/BA6\*/BA5\*/BA4 FBRRD налалала инининини SIMULATION TRACE\_ON AEN /IOR /IOW BA9 BA8 BA7 BA6 BA5 BA4 D3 D2 D1 D0 Q3 MODE /CLRADR INC /FBRWE /FBRRD /245EN THE REALLINERX SETF OE /AEN /IOR IOW /BA9 BA8 /BA7 /BA6 /BA5 BA4 D3 D2 D1 D0 TRO XHEADREAM SHE SETF /IOW /DO ;CLOCK CONTROL REG SETF IOW /D2 SHREELIN HERBHREENHAI (ISUIA'A) SETF /IOW /D3 /D1 SETF IOW D2 D0 SETF OE /AEN /IOR IOW /BA9 BA8 /BA7 /BA6 /BA5 BA4 /D3 /D2 /D1 /D0 SETF / IOR IOW / BA4 ;ASSERT /FBRWE SETF IOR / IOW / BA4 ;ASSERT /FBRRD SETF /IOR /IOW /BA9 BA8 /BA7 /BA6 BA5 ;ASSERT /245EN SETF BA6 /BA5 SETF BA7 /BA6 ;UNASSERT SETF /BA8 /BA7 SETF BA9 BA8 ;ACTIVE ADDRESS ;RANGE SETF AEN /BA9

3

Monolithic III Memories

Title Pattern Revisio	: HOST BUS : PALHB6.PDS n : A	INTERFACI	E/ Author Compar Date	r: ny:N :	ALFIE / KE MI, SANTA 12/20/84	LVIN CLARA, CA
DATOODA	BA5					
THEFT						
Dado .						
raye .						
AEN						
TOR	НИНИНИНИИ ИТИНИ	INH				
TOW	LILHILHILI, LHHHH	нн				
BA9	LLLLLLLL LLLL	LH				
BA8	нинининин инини	ILH				
BA7	LLLLLLLL LLLE	ILLOT				
BA6	LLLLLLLLL LLLHI	LL				
BA5	LLLLLLLLL LLHLI	LLCARVER				
BA4	HHHHHHHHHH LLLLI	LL				
D3	HHHHHHLLLL LLLLI	LL				
D2	HHHHLLLHHL LLLLI	LL				
Dl	HHHHHHHLLLL LLLLI	LL				
DO	HHHLLLLHHL LLLLI	LLAS BAS				
Q3	XHHHHHHHLL LLLLI					
MODE	XHHHLLLHHH HHHHH	IHH				
/CLRADR	XLLLLLLHH HHHHH	HH BASA				
INC	XHHHHLLHHH HHHHH	łHH				
/FBRWE	ГНИНИНИНИИ ГИНИИ	HHH				
/FBRRD	LHOHOHOHOHOHOHOH HILHOHO	HHH				
/245EN	HELELELE LEHH	HHH				
	IASSERT /FBRRD					
	MTRACA MCTORA	NC 1-Do-	24	vcc		
			PA CEU 23	102		
		AEN		03		
		IOW 3	RA CELL 22	245EN		
		BA9 4	BA CELL 21	TOR		
				3		
		BA8 5	RA CELL 20	Q3		
		BA7 6	RA CELL 19	MODE		
		BA6 7	RA CELL	CLRADR		
		BA5 8	RA CELL	INC		
		BA4 9	RA CELL	FBRWE		
		D0 10	RA CELL 15	FBRRD		
		D1 11	RA CELL 14	02		
		GND 12		ŌE		

TITLE FRAME GRABBER PATTERN PALHB5.PDS REVISION and a Beaternot vitestib for ats tid bas AlA studius initial AUTHOR A G GILBERT

COMPANY MMI SANTA CLARA CA. DATE 3/7/85 carefully and a stable to style to the second stable the active high assertion of the signal INCADR. The counter may ba

# CHIP FRAME GRABBER PAL64R32

INC /CLRADR MODE /PWRUP /FBRRD /FBRWE NC NC PL1 PS1 GND CLK1 /OE1 Q716MHZ Q358MHZ Q179MHZ Q090MHZ /FLOE /WRITE INCADR INCDLY /CS0 /CS1 /CS2 /CS3 /RAMOE /RAMWE NC NC /OE2 CLK2 VCC PS2 PL2 NC NC PL3 PS3 GND CLK3 /OE3 All Al0 Al2 A9 Al3 A8 Al4 CARRY A4 A3 A5 A2 A6 Al A7 A0 /OE4 CLK4 VCC PS4 PL4 NC NC NC NC NC NC NC NC NC

EQUATIONS

TUSTIO SIDDOF:

## ; TOTAL STATES AND TIME BASE MODULE AS A SHADAI - SA A IA - CA -AO \* AZ \* INCAUR \* /CLRADR

;This design specification module implements a four-bit synchronous ; counter. The outputs of this counter are used internally to generate ; the proper phase of various address or data bus control signals. ;The time base counter is free running (i.e. it does not require a ;count enable signal), however, it may be reset at power up by the ;active-low assertion of the input signal /PWRUP (notice that the ; reset feature does not cost a product term, which is the more general ; case, by matching the input assertion level to desired output level). The system oscillator which has a frequency of 14.31818 MHz, is used ; clock the time base module.

Q716MHZ	:=/Q716MHZ	*/PWRUP		;TOGGLE OUTPUT
			;OTHER	VISE RESET OUTPUT
		*/CLRADR	RCADNI * AA * INCADR	
Q358MHZ	:= Q716MHZ	*/Q358MHZ	*/PWRUP	; TOGGLE OUTPUT
	+/Q716MHZ	* Q358MHZ	*/PWRUP	;TOGGLE OUTPUT
			RCADHI + MA ;OTHERN	VISE RESET OUTPUT
Q179MHZ	:= Q716MHZ	* Q358MHZ	*/Q179MHZ */PWRUP	;TOGGLE OUTPUT
	+/Q716MHZ		* Q179MHZ */PWRUP	;TOGGLE OUTPUT
	atopor:	/Q358MHZ	* Q179MHZ */PWRUP	;TOGGLE OUTPUT
	MIDDOT:		CTHER	VISE RESET OUTPUT
	TOCGLE :		* AE * INCADR	
Q090MHZ	:= Q716MHZ	* Q358MHZ	* Q179MHZ */Q090MHZ */P	VRUP ; TOGGLE OUTPUT
	+/Q716MHZ		* Q090MHZ */PI	VRUP ; TOGGLE OUTPUT
	TTOGGER	/Q358MHZ	* Q090MHZ */P	VRUP ; TOGGLE OUTPUT
	+GLIOH:		/Q179MHZ * Q090MHZ */PM	VRUP ; TOGGLE OUTPUT
	TERE RESET		;OTHER	VISE RESET OUTPUT

## RAM ADDRESS GENERATOR MODULE

;This design specification module implements a fifteen bit synchronous ; counter. The outputs of this counter are used to address the RAM

32K Dytes. Since four 8K byte static KAMS are used to implement the ; buffer, outputs Al4 and Al3 are not directly connected to the memories, ; but rather are inputs to the RAM MEMORY DECODER MODULE. ;A registered look ahead carry bit (CARRY) is employed to couple the low and high byte of address. The address counter is enabled by ; the active high assertion of the signal INCADR. The counter may be ; reset to zero by the active low assertion of the input signal /CLRADR. ;This counter is clocked by the same 14.3 MHZ oscillator as the INC / CLRADR MODE / PWRUP / PBRRD / PBRNE NC NC ;time base generator. PLI PSI GND CLR1 /OR1 0716MHZ 0358MHZ 0179MHZ 0090MH AO + A0 \*/INCADR \*/CLRADR ON ON ON ON OF OTHERWISE RESET OUTPUT Al +/A0 \* A1 \* INCADR \*/CLRADR 3 ON 3 ON 3 ON S ;TOGGLE OUTPUT + Al \*/INCADR \*/CLRADR ;HOLD OUTPUT ;OTHERWISE RESET OUTPUT A2 := A0 \* A1 \*/A2 \* INCADR \*/CLRADR JOOM BAAS AND; TOGGLE OUTPUT +/A0 \* A2 \* INCADR \*/CLRADR ; TOGGLE OUTPUT + /A1 \* A2 \* INCADR \*/CLRADR ;TOGGLE OUTPUT estered + of village A2 \*/INCADR \*/CLRADR alangia lotinoo aud adab to saatbba auo; OTHERWISE RESET OUTPUT := A0 \* A1 \* A2 \*/A3 \* INCADR \*/CLRADR ;TOGGLE OUTPUT A3 +/A0 \* A3 \* INCADR \*/CLRADR ; TOGGLE OUTPUT + /A1 \* A3 \* INCADR \*/CLRADR ; TOGGLE OUTPUT + /A2 \* A3 \* INCADR \*/CLRADR ;TOGGLE OUTPUT been a + the all a A \*/INCADR \*/CLRADR Of the OUTPUT ;OTHERWISE RESET OUTPUT A4 == A0 \* A1 \* A2 \* A3 \*/A4 \* INCADR \*/CLRADR ;TOGGLE OUTPUT TURTUO +/AOR BEINREHTO: \* A4 \* INCADR \*/CLRADR ; TOGGLE OUTPUT \* A4 \* INCADR \*/CLRADR + /Al ;TOGGLE OUTPUT TUSTUO SHOOT: /A2 \* A4 \* INCADR \*/CLRADR ; TOGGLE OUTPUT /A3 \* A4 \* INCADR \*/CLRADR ; TOGGHE OUTPUT ; TOGGLE OUTPUT TUTTUO TARAN RESET OUTPUT A4 \*/INCADR \*/CLRADR ;HOLD OUTPUT ;OTHERWISE RESET OUTPUT A5 := A0 \* A1 \* A2 \* A3 \* A4 \*/A5\* TUSTUO ELEPOT ;TOGGLE OUTPUT TUSTUO +/AOI 22182500 \* A5 \* INCADR \*/CLRADR ; TOGGLE OUTPUT /A1 + \* A5 \* INCADR \*/CLRADR ; TOGGLE OUTPUT /A2 \* A5 \* INCADR \*/CLRADR ;TOGGLE OUTPUT TUSTUO 1.+ OT: SUSTEN \* AS \* AS \* INCADR \*/CLRADR ;TOGGLE OUTPUT TUSTUO 30+00T: SUSUALA SH/A40 \* A5 \* INCADR \*/CLRADR ; TOGGLE OUTPUT TUSTIO AI+OPT SURVEY SHOOLO A5 \*/INCADR \*/CLRADR ;HOLD OUTPUT ;OTHERWISE RESET OUTPUT AG := A0 \* A1 \* A2 \* A3 \* A4 \* A5 \*/A6\* INCADR \*/CLRADR ; TOGGLE OUTPUT \* A6 \* INCADR \*/CLRADR ; TOGGLE OUTPUT + /A1 \* A6 \* INCADR \*/CLRADR ; TOGGLE OUTPUT

	+	1	'A2	* A6	* INCADI	R */CLRADR	; TOGGLE	OUTPUT
	313+0011		/A3	* A6	* INCADI	R */CLRADR	; TOGGLE	OUTPUT
	TOCHELE		/A4	* A6	* INCADI	R */CLRADR	; TOGGLE	OUTPUT
	310+002;		/A5	* A6	* INCAD	R */CLRADR	; TOGGLE	OUTPUT
	BITCHOOTS		*/ CLEND	AG	*/INCAD	R */CLRADR	;HOLD	OUTPUT
					ARRY * IN	;OTHERWISI	E RESET	OUTPUT
A7	:= A0	* A1 *	A2 * A3	* A4	* A5 * ;	A6 */A7*		
magnito					TNCAD	R */CLRADR	TOGGLE	OUTPUT
	+/20			* 27	* TNCAD	R */CLRADR	TOGGLE	OUTPUT
	-	/27		* 77	* INCAD	P */CIPADP	TOCCLE	OUTPDUT
	+	/ 41	130	- 27	+ INCAD	P */CIDADR	, TOGGLE	OUTPUT
	T	/	/A2	A A/	* INCAD	R */CLRADR	TOGGLE	OUTPUT
	aut + Oli		/A3	* A/	* INCAD	R */CLRADR	TOGGLE	OUTPUT
	als+)OTI		/A4	* A7	* INCAD	R */CLRADR	; TOGGLE	OUTPUT
	313+0011		/A5	* A7	* INCAD	R */CLRADR	; TOGGLE	OUTPUT
	S.T+OT		/A6	* A7	* INCAD	R */CLRADR	; TOGGLE	OUTPUT
	8.10+001 t			A7	*/INCAD	R */CLRADR	;HOLD	OUTPUT
						;OTHERWIS	E RESET	OUTPUT
					MI * YSM			
CARRY	:=/A0	* A1 *	A2 * A3	* A4	* A5 *	A6 * A7 *		
mamo	G TOR	51	#/CLRAD	CADR	TNCAD	R */CLRADR	TOGGLE	CARRY
	+		CAP	DV	*/TNCAD	P */CIPADP	·HOLD	CADDV
			CAN	ILI .	"/INCAD	·OTHEDNIC	F DECEM	CARRI
						; OIRERWIS	E RESET	CARRI
3.0	- /30	+ 03000	A THOM	-	ATDADD		modern	OUTDUT
A8	:=/A8	* CARR	Y * INCA	DR */	CLRADR		TOGGLE	OUTPUT
	+ A8	*/CARR	Y	*/	CLRADR		;HOLD	OUTPUT
	+ A8		*/INCA	DR */	CLRADR	a tan akda wat	;HOLD	OUTPUT
A9	:= A8	*/A9 *	CARRY *	INCA	ADR */CLR	ADR	; TOGGLE	OUTPUT
	+/A8	* A9 *	CARRY *	INCA	ADR */CLR	ADR	; TOGGLE	OUTPUT
	i arta a	A9 *,	/CARRY		*/CLR	ADR	;HOLD	OUTPUT
	t+rist	A9	too year	/INCA	ADR */CLR	ADR	;HOLD	OUTPUT
AlO	:= A8	* A9 *	/A10 * C	ARRY	* INCADR	*/CLRADR	; TOGGLE	OUTPUT
	+/A8	IO THUCK	A10 * C	ARRY	* TNCADR	*/CLRADR	TOGGLE	OUTPUT
	+	/19 *	A10 * C	ABBY	* INCADR	*/CLRADR	TOGGLE	OUTPUT
	403	/	A10 */0	ADDV	Inchibit	*/CLPADP	·HOLD	OUTPUT
	+		A10	AILLI	+ /TNCADD	*/CIPADP	, HOLD	OUTPUT
		OTHER OF	AIO		*/ INCADR	*/CLRADR	, HOLD	OUIPUI
377	- 30	+ 30 +	310 +/3	17 4				
ALL	:= A8	* A9 *	ALU */A	* 11		Contraction of the second	a la company	
		10 11000	C	ARRY	* INCADR	*/CLRADR	; TOGGLE	OUTPUT
	+	/A8 *	A11 * C	ARRY	* INCADR	*/CLRADR	; TOGGLE	OUTPUT
	+	/A9 *	A11 * C	ARRY	* INCADR	*/CLRADR	; TOGGLE	OUTPUT
	+	/A10 *	All * C	ARRY	* INCADR	*/CLRADR	; TOGGLE	OUTPUT
	+		A11 */C	ARRY		*/CLRADR	;HOLD	OUTPUT
	bid+ all		All		*/INCADR	*/CLRADR	;HOLD	OUTPUT
					iy. Some	Laubivibal bad		
A12	:= A8	* A9 *	A10 * A	11 *	A12 *			
			C	ARRY	* INCADE	*/CLRADR	TOGGLE	OUTPUT
		/A8 *	A12 * 0	ARRY	* INCADE	*/CLRADR	TOGGLE	OUTPUT
	and the state	/20 +	A12 # 0	ADDV	* TNCADE	*/CLRADP	TOCCIE	OUTPUT
	24 43	/210 +	112 + 0	NDDV	* INCADE	*/CIDADD	TOCCLE	OUTPUT
	T SA	/ALU A	A12 - C	INDOV	+ INCADR	+/CIDADA	TOGGLE	OUTPUT
	Ť	/ALL *	A12 * (	ARRI	* INCADR	*/CLRADR	TOGGLE	OUTPUT
	+		A12 */C	ARRY	. /	*/CLRADR	HOLD	OUTPUT
	arothea/		A12		*/INCADR	*/CLRADR	;HOLD	OUTPUT

Monolithic III Memories

3

A13	:= A8	* A9	*	A10	*	A11 *	A	12 */A13	3 * SA\		
						CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
	to to the own	/A8	*	A13	*	CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
A CHARTER CONTRA	to the the	/A9	*	A13	*	CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
	+	/A10	*	A13	*	CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
	matoria	/A11	*	A13	*	CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
	+	/A12	*	A13	*	CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
	anthony.			A13	*	/CARRY			*/CLRADR	;HOLD	OUTPUT
	a.retoors			A13	1.4		*	/INCADR	*/CLRADR	;HOLD	OUTPUT
								* 27 %			
A14	:= A8	* A9	*	A10	*	All *	A	12 * Al:	3 */A14 *		
mamia						CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
	st thore	/A8	*	A14	*	CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
mamin	tothor.	/A9	*	A14	*	CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
	tottotte	/A10	*	A14	*	CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
	+ OF	/A11	*	A14	*	CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
	to the second	/A12	*	A14	*	CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
	+	/A13	*	A14	*	CARRY	*	INCADR	*/CLRADR	; TOGGLE	OUTPUT
	+			A14	*	/CARRY			*/CLRADR	;HOLD	OUTPUT
CARRY	antor			A14			*	/INCADR	*/CLRADR	;HOLD	OUTPUT

## RAM MEMORY DECODER MODULE

;This design specification module implements a basic combinatorial ;2 To 4 Line Decoder. The outputs (/CS0,/CS1,/CS2,/CS3) are connected ;to the active low chip selects of the four frame buffer static RAMs. ;Since the decoder outputs are active low, it is natural to realize ;this module in negative logic. Notice that the logical sence of ;the following output variables is opposite that of their name in ;the pin list e.g. CS0 vs. /CS0 , this is key to implementing ;negative logic.

CS0	=/A14	*/A13	;OUTPUT	ASSERTS	ON	BINARY	COUNT	OF	0	0	
CS1	=/A14	* A13	;OUTPUT	ASSERTS	ON	BINARY	COUNT	OF	0	1	
CS2	= A14	*/A13	;OUTPUT	ASSERTS	ON	BINARY	COUNT	OF	1	0	
CS3	= A14	* A13 gg	;OUTPUT	ASSERTS	ON	BINARY	COUNT	OF	1	1	

RAM MEMORY CONTROL MODULE

;This module generates several miscelaneous control signals which ;will be described individually. Some of these outputs are registered ;and some are combinatorial.

;This signal (/WRITE) is a 70 nsec negative pulse used to write the ;frame buffer RAMs when the unit is in the capture mode of operation. ;This output is derived from the time base generator and it is ;realized in negative logic.

WRITE := Q716MHZ \*/Q358MHZ \* Q179MHZ \* Q090MHZ \* MODE \*/PWRUP

Monolithic	<b>MM</b> I	Memories
------------	-------------	----------

E RESET CARRY

;

;This equation implements a 2 TO 1 DATA MULTIPLEXER. The output ;signal (/RAMWE) may be thought of as the write enable line for the ;static RAMS. This output is derived indirectly from either the ;time base generator (/WR1 ., or the host personal computer control ;bus (/FBRWE). This allows the PC to fill the FRAME GRABBER by doing ;an I/O write.

/RAMWE =/WRITE \* MODE +/FBRWE \*/MODE

;This equation also implements a 2-TO-1 MUX, again controlled by the ;mode signal. This signal is used to enable the address counter so it ;can increment (remember that the address counter is clocked by the ;14.3 MHz system clock). The output is derived from the time base ;generator if the FRAME GRABBER is in the capture mode, or from the ;rising edge of the input signal INC if the unit is in the read mode. ;INCADR is positive polarity pulse with a duration equal to one system ;clock period which is 70 nsec.

INCADR :=/Q716MHZ \* Q358MHZ \* Q179MHZ \* Q090MHZ \* MODE \*/PWRUP +/INCDLY \* INC \*/MODE \*/PWRUP

;This bit of logic is used to synchronize the input signal INC with ;the 14.3 MHZ system clock. Notice that the condition of INCDLY low ;and INC high realizes a synchronous rising edge detector for the ;input signal INC (refer to the second product in the logic equation ;for INCADR).

INCDLY := INC

;

2

LOCAL BUS CONTROL MODULE

;This design specification module generates signals which enable the ;three-state outputs of the Flash A/D and the static RAMs. The Flash ;output enable (/FLOE) is derived from the time base generator and is ;qualified by the unit being in the capture mode. The memory output ;enable (/RAMOE) is derived from the host computer control bus if ;the frame buffer is in the read mode.

/RAMOE =/FBRRD \*/MODE + MODE

FLOE :=/Q716MHZ \* Q358MHZ \* Q179MHZ \* Q090MHZ \* MODE \*/PWRUP + Q716MHZ \*/Q358MHZ \* Q179MHZ \* Q090MHZ \* MODE \*/PWRUP

;This design specification was assembled on an PC compatible ;computer using the beta release of PALASM2 SOFTWARE. The simulation ;was done on a VAX using the alpha release of the simulator. Slight ;variations in syntax may occur at production release. The ;FRAME GRABBER design has not been optimized in the hopes of ;being self explanitory! ...Alfie Gilbert

Monolithic III Memories

3

SIMULATION	
TRACE_ON CLK1 CLK2 CLK3 CLK4 /PWRUP MODE FLOE WRITE INCADR Q716MHZ Q358MHZ Q179MHZ Q090MHZ A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12	CLOCK SIGNALS CONTROL SIGNALS TIME BASE SIGNALS ADDRESS SIGNALS
SETF OE1 OE2 OE3 OE4 PS1 PS2 PS3 PS4 PL1 PL2 PL3 PL4	;ENABLE OUTPUTS ;UNASSERT SET ;UNASSERT PRELOAD
SETF PWRUP MODE CLOCKF CLK1 CLK3 CLK4	CLEAR TIME BASE
SETF / PWRUP FOR I:=1 TO 17 DO BEGIN	;EXERCISE TIME BASE
CLOCKF CLK1 CLK3 CLK4 END	
SETF CLRADR CLOCKF CLK1 CLK3 CLK4	;CLEAR ADDRESS COUNTER
SETF /CLRADR FOR I:=1 TO 32 DO BEGIN CLOCKF CLK1 CLK3 CLK4 END	;TOGGLE Al and AO
SETF AO Al /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9 /A10 /A11 /A12 /A13 /A14	;TOGGLE A2
FOR I:=1 TO 187 DO BEGIN CLOCKF CLK1 CLK3 CLK4 IF I=17 THEN BEGIN SETF A2 END IF I=17 THEN BEGIN SETF A3 END IF I=17 THEN BEGIN SETF A4 END IF I=17 THEN BEGIN SETF A5 END IF I=17 THEN BEGIN SETF A6 END IF I=17 THEN BEGIN SETF A7 END IF I=17 THEN BEGIN SETF A8 END IF I=17 THEN BEGIN SETF A9 END IF I=17 THEN BEGIN SETF A10 END IF I=17 THEN BEGIN SETF A11 END END SETF /A14 /A13 SETF A14 /A13 SETF A14 /A13	;TOGGLE A3 ;TOGGLE A4 ;TOGGLE A5 ;TOGGLE A6 ;TOGGLE A7 ;TOGGLE A7 ;TOGGLE A8 ;TOGGLE A9 ;TOGGLE A10 ;TOGGLE A11 ;TOGGLE A12

Title : FRAME GRABBLE Author : A G GLABERT Pattern : PALMES, PDF Company : MMI SANTA CLARA C Revision : A Data : 1/15/35	PAL64R32 FRAME_GRABBER PROF	
Avvision:     A     Date:     1/15/83       Pålbå?     Nate:     1/15/84       Pålbå?     Nate:     1/15/84       Pålbå?     Nate:     1/15/84       Nate:     1/15/84     1/15/84	Page : C e c c c c c c c c c c c c c c c c c c	
A G         X X X X X X X X X X X X X X X X X X X	A9 LILLILLL LILLILL LILLILL LILLILL LILLILL	
PALH351.TRF;1 15-FE6-1985 13:12 Page 2	PALH851.TRF;1 15-FEE-1985 13:12	Page ć
Page I 2 cccccccccccccccc	FRAME GRABBER Page 5 6 ccccgcccccccccccccc	
CIK1 MLEMENER HERHERE UNDER UNDER UNDER UNDER ANDER HERHERE HER HER	CIAL UNIT CARA AND AND AND AND AND AND AND AND AND AN	
PALH851.TRF;1 15-FE2-1985 13:12 Page 3 PAL64R32	PALH851.TRF;1 15-FE8-1985 13:12 PAL64832	Page 7
F HAME_GRADEN         Page 1       S C C C C C C C C C C C C C C C C C C C	Page 2 CCC C C C C C C C C C C C C C C C C	
PALH851.TRF;1 15-FE8-1035 13:12 Page 4 PAL64832 FRAME GRABBER	PALH851.TRF:1 15-FE8-1985 13:12 PAL64R32 FRAME GRABBER	Page ĉ
Page 2 4 C C C C C C C C C C C C C C C C C C	Page Joseph Jose	
Monolithia	Mamarias	0.00

3

aye



The FRAME GRABBER which we just synthesized in our design exersise is actually half of a video Frame Buffer unit. Video frame buffers have become quite popular in recent years. The key elements of a video frame buffer are illustrated in FIGURE SIX. The concept behind a frame buffer is simple . A frame buffer stores the incoming video information in a RAM array for future use, and the digitized image has been stored in a memory array, it is often processed by digital signal processing techniques. These techniques may be hardware or software based. Digital signal processing implemented in hardware tend to be very fast (even real time), but expensive, while software signal processing algorithms are slower, but more cost effective in most applications. The most basic type of digital signal processing usually performed on video is image enhancement. Video signals which have been corrupted by noise are likely candidates for image enhancement. In many types of applications image enhancement is often followed by a more complex type of signal processing, known as pattern recognition. This type of signal processing is usually a software algorithm which does not execute in real time and for that reason digital image frames must be buffered in memory.



The popularity of Video Frame Buffers has been both application and technology driven. The ever decreasing cost-per-bit of RAM has made the system designer the size of memory arrays required to store video images of acceptable resolution and gray scale content affordable ASIC technology such as the megaPAL device which we just investigated, has streamlined the address, control, and timebase logic of video frame buffers as well. These technological advances have made many applications economically feasible. In the industrial sector these applications include robot control, collision

Monolithic III Memories

avoidance, quality control, quality assurance, incoming inspection, surveillance/security systems, and a host of others. If you are starting to get excited about the prospect of innovating something on your own, you are probably pondering what the future will be like. I think we will see vision applications abound in personal computer environments. The combination of an optical imager coupled to a personal computer is the silicon parity of a very familiar organic computer, namely, our eyes and brain. It is only a matter of time until personal computers can read and recognize for us. So my advice to designers is simple : Imagineer before you Engineer! When you get to the point of implementing your ideas, think about PAL devices, they are remarkable axels for the wheels of your mind. I hope you enjoyed reading this design exercise as much as I enjoyed creating it.

vielli ens salon vo be ... Alfie Gilbert olde alemole osbiv

Please feel free to send comments or sugestions to

A. G. Gilbert MMI 09-26 2175 Mission College Blvd. Santa Clara, Ca. 95054-1592



3-72

Monolithic III Memories



Video Frame Grabber -Appendix Þ

```
(* Date: 3/7/85
                                                                  *)
Type
  L = Array [0..239] of Integer;
                                                                  *)
                                         (* Define Fash as a 4
  Fash = Array [0..3] of Integer;
                                                                 *)
                                        (* flash encodings
VAR
  X1, X2, Y1, Y2,
  X,Y,W,
  AB, C, H, I, J, K, M, N, P, Num,
  Hsync, NO,
  remain,
  P1, P2,
  Byte,
  color
                : INTEGER;
                : Char;
  Ch
  Line
                : L;
  0
                : Fash;
  even, odd
                : Boolean;
                                         (* Check to start the program *)
Procedure Check;
  Begin
    Writeln('Do you want to display a picture or snap one?');
    Write('Continue D/S');
    Repeat
      Read (kbd, ch)
    Until (ch='D') OR (ch='S') OR (ch='d') OR (ch='s');
  End;
                                         (* If 's' capture a new frame *)
                                                                        *)
                                         (* before begining
                                         (* If 'd' display last frame
                                                                        *)
                                                                        *)
                                         (* Upper & Lower characters
                                                                        *)
                                         (* are both accepted
Procedure Binary (X: Integer; Var Q: Fash);
  Var
    PI, PJ : Integer;
    A : Array[0..7] of Integer;
    Flash : Integer;
   Begin
     PJ :=0;
                                        (* Convert each value read
    For PI := 7 Downto 0 Do
                                                                       *)
                                         (* into an 8 bit binary
       Begin
                                                                       *)
                                         (* equivalent
        A[PI] := X Mod 2;
        X := X Div 2;
      End;
     For Flash := 0 to 3 Do
       Begin
         PI := Flash;
         If (A[PJ]=0) AND (A[PJ+1]=0) Then Q[PI]:=0;
         If (A[PJ]=0) AND (A[PJ+1]=1) Then Q[PI]:=1;
         If (A[PJ]=1) AND (A[PJ+1]=0) Then Q[PI]:=2;
         If (A[PJ]=1) AND (A[PJ+1]=1) Then Q[PI]:=3;
         PJ := PJ+2;
                                          (* Unpack each byte by
                                                                       *)
       End;
```

Monolithic III Memories

End; (\* converting the 8-bit \*) (\* value into 4 flash values\*) Begin (\* Run the check procedure \*) Check; GraphMode; may introduced to the (\* Graphics mode (\* \* \*) Begin Palette(1); (\* Use black color graphics \*) color := 1; (\* Set counter to zero \*) C := 0; (\* Set all initial condition\*) I := 0;(\* Look for the lat byte of \*); I =: L N := 0; Hsync := 0; NO :=0; AB := 0; AB := 0; If (ch='S') OR (ch='s') Then (\* If snapping a new picture \*) (\* delay about 1/30 sec \*) Begin Port[272] := 4;(\* to be able to capture the \*)Port[272] := 6;(\* video frame after reseting\*)For I := 1 To 11000 Do(\* the address counter and \*)AB := AB+1;(\* setting the mode bit for \*) (\* to be able to capture the \*) End; selective of X mpises sall (\* "CAPTURE" mode sal\*) (\* Reset address counter \*) Port[272] := 4; While (C<>20) AND (NO<>22000) Do Begin (\* Reset the mode bit for \*) Port[272] := 2; (\* "READ" mode and increment \*) Port[272] := 3; end (\* the address counter \*) X := Port[256]; and yd 88 dyant \*) NO := NO+1; If X=0 Then C := C+1 Else C := 0;End; If (NO=20000) AND (C<>20) Then Write('You need to adjust your light!!'); (\* Disgard the 1st 2000 bytes\*) For I := 1 To 2000 Do Begin (\* read from the port source \*) Port[272] := 2; onvellation from () Port[272] := 3; somes to sadyd \*) X := Port[256];End: (\* Start the main program \*) For Y := 0 To 199 Do (\* Display 200 lines of \*) (\* horizontal flashes \*) Begin P :=0; Hsync := 0; es dreat and braneld \*) W := 255; We determined and the initial flashes (\* Set the initial flashes (\*) \*) H := 0;Even := False; as [ said yalge ( \*) of 19 of 19 =: I sol Odd := False; remain := Y Mod 2;

Monolithic III Memories

3

Case remain Of 8 and philoson () 0: Even := True; dotal ablav \*) 1: Odd := True; End: While H<>1 Do \_\_\_\_\_\_ (\* Look for horizontal sync \*) Palette(1); Begin Port[272] := 3; methods de8 \*) X := Port[256]; (\* Look for the 1st byte of \*) if =: t If X=0 Then (\* all 0's. X is new value \*) Begin Binary(W,Q); (\* read from the port and W (\*): Days (\* is te previous value. If \*) For I := 0 To 3 Do Line[I] := Q[I]; (\* first byte of the line \*) (\* Binary(W,Q); (\* and X as the second byte \*) Regin Else abox "ERUTIAO" \* (\* Else assign X to previous \*) (\* value W W := X;(\* Reset address counter ; bna Port[272] := 41 K := 7;For I := 1 To 55 Do to 1 deced \* (\* At this point the first \*) Begin and and abom "GASS" (\* two bytes of horizontal \*) [Port[272] := 2; as the end (\* line are stored. Read the \*) Port[272] := 3; (\* next 55 bytes []005]3109 \*): X X := Port[256]; NO := NO+1; Binary(X,Q); For J := 0 To 3 Do Begin K := K+1;Line[K] := Q[J];End; End; While Hsync<>12 Double of the first \*) (\* horizontal sync. Count 12 \*) (\* bytes of zeros \*) Begin If Line[P]=0 Then Hsync := Hsync+1 Else Hsync := 0;(\* Start the main pro; 1+q =: q) (\* Display 200 lines of ; fna Pl := P+29; (\* Disgard the next 29 bytes \*) P2 := P1+160; I island and Jee (\* Display the next 160 bytes\*) (\* of data (0 \*) IX For I := P1 To P2 Do (\* Display the flashes on \*) Begin (\* line Y (sels) = \*)550 Y1 := Y;

```
Y2 := Y;
       X2 := X1+2;
       If Line[I]=2 Then
          Begin
           If even Then (* Place -X for even lines
            Plot((X1+1),Y1,color)
           Else
             Plot(X1,Y1,color); (* Place X- for odd lines
          End;
       If Line[I]=3 Then Draw(X1,Y1,X2,Y2,color);
            X1 := X1+2;
      End;
 End;
gotoxy(1,25);
Write('Press ESC to stop.');
Read(Kbd, Ch);
If Ch=#27 Then
TextMode;
End.
```

3





ก **PAL® Device Introduction PAL/HAL® Device Specifications** 2 **PAL Device Applications Logic Tutorial** 4 5 **PALASM®** Software Syntax **PLE™ Circuit Introduction** 6 **PLE Circuit Specifications** 7 **PLE Circuit Applications** 8 **Article Reprints** 9 **Representatives/Distributors** .

# **Contents Section 4**

L	<b>ogi</b> Tabl	ic Tutorial         4-1           e of Contents for Section 4         4-2
	1.0	Boolean Algebra         1.1 The Language of Logic       4-3         1.2 AND, OR and NOT       4-3         1.3 Precedence       4-3         1.4 Associativity and Commutativity       4-4         1.5 Postulates and Theorems       4-4         1.5.1 Duality       4-4         1.5.2 Using Truth TAbles       4-4         1.6 Algebra Simplification       4-5         1.6.1 SOF and POS       4-5         1.6.2 Canonical Forms       4-5         1.6.3 Conversion Between Canonical Forms       4-6
	2.0	Binary Systems         4-7           2.1 Base Conversion         4-7           2.1.1 Base 2 to Base 10 Conversion         4-7           2.1.2 Base 10 to Base 2 Conversion         4-7           2.1.3 Base 2 to Base 8         4-7           2.1.3 Base 2 to Base 8         4-7           2.1 1's Complement         4-7           2.2.2 Subtraction with 1's Complement         4-8           2.2.3 2's Complement         4-8           2.2.4 Subtraction with 2's Complement         4-8
:	3.0	Karnaugh Map       4-9         3.1 Karnaugh Map Technique       4-9         3.1.1 Karnaugh Map Reading Procedure       4-9         3.1.2 Karnaugh Map Matrix Labels       4-9         3.1.3 Karnaugh Map Examples       4-9
	4.0	Combinational Logic4.1 Introduction4-104.2 Combinational Logic4-104.3 NAND and NOR gates4-114.4 Multiplexers4-124.5 Decoders4-134.6 Magnitude Comparator4-154.7 Adder4-154.8 Hazard4-18
	5.0	Sequential Logic         4-20           5.1 Introduction         4-20           5.2 Latches         4-20           5.2.1 RS Latch         4-20           5.2.2 D Latch         4-21           5.2.3 JK Latch         4-21           5.2.4 T Latch         4-22           5.3 Flip-Flops         4-22           5.3.1 Characteristic Equations         4-22           5.4 Designing Sequential Logic         4-23           5.4.1 Transition Tables         4-23           5.4.0 Chet Fultered Chet Point         4-23
		5.4.3 Design Examples         4-24           5.5 Counters         4-28

## 1.1 The Language of Logic

Although you may not be aware of it, you are already an expert at forming, simplifying and comprehending Boolean equations and expressions. Boolean algebra, in its most common application, is concerned with the truth or falsity of statements; and any time you describe what circumstances would make something true or false, you have made a Boolean equation.

For example, suppose A is true only if B and C are true. These three letters may represent anything you like — A may be whether or not you may become president, B may be whether or not you are elected, and C may be whether or not you are a citizen of the U.S.A. You may become president only if you are elected and you are a citizen of the United States. If we wrote that statement in equation form, it might look like this:

A = B\*C alone to example D\*A = B\*C

where the \* is a shorthand notation for the word 'and.' A, B and C are all Boolean variables, since they represent some value which may be either true or false. You either are a citizen of the United States, or you are not — there is no in between. Examining the relationship between these three variables, we find that:

- if you are elected and you are citizen then you may become president;
- if you are elected but you are not a citizen then you cannot become president;
- if you are not elected, but you are a citizen, you still can't become president, and;
- if you are neither elected nor a citizen, then you definately cannot become president.

This same relationship, which may be expressed in terms of an English sentence of a Boolean expression may also be represented by a table of all the possibilities, called a truth table. If we let '1' stand for true, and '0' stand for false, we can make the following table:



The table above is a standard way of expressing logical relationships. Our truth table lists the possibilities one-by-one. If B and C are false, then A will be false, If B is true and C is false, then A will still be false. If B is false, and C is true then A will still be false. However, if B and C are both true, then A will be true.

# 1.2 AND, OR and NOT

The fact is that every time you have an equation of the form:  $A = B^*C$ 

you will have a truth table of the form in section 1.2 because the table and the word 'and' are just two ways of expressing the same relationship between two Boolean variables.

# true. This equation could be written:

A = B+C and belock a share of the solution

Do not confuse the '+' with the addition sign of arithmetic; in Boolean algebra, it is shorthand notation for the word 'or'. A truth table for this equation would be:

В	С	A	
0	0 0	0+0	1
0.0	ept1orN	ne) <b>1</b> not	naqc
1	0	Teolo en	1 280
1	-3 1	1	

This table expresses a different relationship between the variables than AND does; AND requires that both of its operands be true for the expression to be true. OR only requires that one of its operands be true for the expression to be true. From the table above, we can see that:

1) if both B and C are false, then A is false:

2) if B is false, and C is true, then A is true:

3) if B is true and C is false, then A is true and:

4) if both B and C are true, then A is true.

Finally, let's look at the operator 'not'. If A equals not B, then the value of A is the inverse of B. This equation would be:

# A = /B

Again, the '/' should not be mistaken for the division sign of arithmetic. It is a shorthand notation for the Boolean operator, 'not'. The truth table for this equation would be:

SV	В	А	oreate a Boolean or or False),
t e	o o o o	aT 11 Þ i	Postulates 1 throug
60	loga nen	0	NOT is an operator

which is to say that:

1) if B is false, then A is true and: and the second and the second

2) if B is true then A is false.

## **1.3 Precedence**

In arithmetic, the multiplication sign is always evaluated before the addition sign. For example:

## dS statuteo9 vd 3+4x7

is 31, not 49. Similarly, the AND sign is always evaluated before the OR sign. Another way to say this is that AND has a higher precedence than OR.

Of course, in arithmetic, the precedence of operators may be changed with parentheses. If you wish the expression:

-aple reserved to serve 3+4x7 here bed bed and hard hole

to be evaluated as 49, then you should write it as:

# (3+4)x7

The parentheses enclose a subexpression that should be evaluated before the expression as a whole can be evaluated.

Of the three Boolean operators we have seen so far, NOT has the highest precedence, then AND, then OR.



## 1.4 Associativity and Commutativity

Both the AND and OR operators have the property of associativity (in fact, all Boolean operators have this property, except for NOT). The property of associativity says that in an expression with more than one operator of the same kind, it does not matter which you evaluate first. In terms of equations, this would be:

B+(C+D) = (B+C)+D

All Boolean operators (except for NOT) are also commutative. This means that the order in which the operands appear is not important. In equations, that would be

ed abreaded at to died is B+C = C+B CIAA abob CIAA nant seld

B\*C = C\*B

## 1.5 Postulates and Theorems

In 1854, the mathematician and philosopher George Boole published his book, 'An Investigation of The Laws of Thought', in which he demonstrated how classical logic could be defined with algebraic terminology and operations. Then, in 1938, C. E. Shannon published his paper "A Symbolic Analysis of Relay and Switching Circuits", which demonstrated a Boolean algebra of two values called "switching algebra", which could be used to represent the properties of bistable electric switching circuits. A minimal set of formal postulates is needed in order to define this Boolean algebra. Here we will define Boolean algebra to be an algebra defined over the set B, where B = (False, True) and over the operators AND (\*), OR (+) and NOT (/), such that:

- All operators are closed (which means that it is impossible to create a Boolean expression that has a value other than True or False),
- 2) Postulates 1 through 4 in Table 1-6 are true, and
- NOT is an operator which, when applied to a Boolean variable, x, creates its complement such that, if x = True then /x = False, and if x = False then /x = True.

Given this basic set of rules, it is possible to derive any of the theorems in Table 1-6, For example:

#### Theorem 1a) x+x = x

(+X	= (x+x) = True	by Postulate 1b
	= (x+x)(x+/x)	by Postulate 2a
	$= x + (x^*/x)$	by Postulate 4b
	= x+False	by Postulate 2b
	= x	by Postulate 1a
		LA A MARTE ANTRESCONDENSE MADE TO THE

#### 1.5.1 Duality

One of the most important properties of Boolean algebra is the *duality principle*. This principle states that any algebraic expression that may be deduced from the postulates of Boolean algebra has a dual which is also true. The dual of an expression is obtained by replacing all Trues with Falses, all Falses with Trues, all ANDs with ORs, and all ORs with ANDs. For example:

Theorem 2a x+True = True

has the dual:

x\*False = False

Monolithic

which is also theorem 2b. All postulates and theorems listed in Table 1-6 are listed as pairs of duals. Of course, any of these theorems could also be derived without using the duality principle. For example:

Theorem 2b	x*False = False	
x*False	= False+(x+False)	by Postulate 1a
	= $(x^*/x)$ +(x+False)	by Postulate 2b
	= x*(/x+False)	by Postulate 4a
	= x*/x	by Postulate 1a
	= False 6 10000 eur	by Postulate 2b

# 1.5.2 Using Truth Tables

Finally, theorems may be demonstrated with truth tables. A theorem always holds true if it holds true for all cases; and since two variables can only have two values each, there are only four possible cases, so it is reasonable to look at a theorem on a caseby-case basis. For example, we can prove Theorem 5a with the following truth table:



Table 1-7 belocks one boy hold

It can be seen from Table 1-7 that, in every case, /(x+y) is equal to  $(/x^*/y)$ .

## 1.5.3 Complement of a Boolean Function

A *Boolean expression* is some mixture of Boolean variables and operators that has a value. For example:

x+y\*z\*/a

is a Boolean expression. A *Boolean function* is a statement in which two expressions are equated. For example:

are Boolean functions. (The difference is the presence of an equal sign. It is worth noting that equals, or equivalence is also a Boolean function because two expressions are either equal or they aren't. However, in this book we will attempt to present only true equations, so the Boolean values of an equals sign may be ignored in functions.)

So far, we have talked about a Boolean expression's value as True or False. More frequently, these values are written as 1 and 0, with 1 standing for True, and 0 standing for False. From now on, we will also adopt this standard.

The complement of an expression may be written easily by placing the NOT operator in front of the enclosed expression:  $/(x+y^*z^*/a)$ 

but it is also possible to complement a function. The *complement* of a function is obtained by complementing both sides of an equation. For example, given the equation:

a = b\*c+1 a didenoisien ener

the complement would be:	
/*(/a) = /(b*c+1)	Postulate 1

could be simplified:	
a = /(b*c+1)	by Theorem 3
a = /(b*c)*/1	by Theorem 5a
a = /(b*c)*0	def. of complement
a = 0	by Theorem 2b

Note the differences between obtaining the complement of a function, and obtaining the dual of a function. The complement is obtained by complementing the entire expression on both sides of the equation, and manipulating it from there with the given postulates and theorems. The dual of a function is obtained by replacing all 1's with 0's, all 0's with 1's, all ANDs with ORs, and all ORs with ANDs.

In fact, the easiest way in which to obtain the complement of a function is by taking the dual of the function and complementing each individual variable (called a *literal*). For example, the complement of:

 $F = (x+/y)^*[w^*(x+z)]$ 

can be found by

which

1) taking the dual:

Dual:  $F = (x^*/y)+[w+(x^*z)]$  and,

2) complementing each literal:

Complementing:  $/F = (/x^*y)+[/w+(/x^*/z)]$ 

## **1.6 Algebraic Simplification**

A *literal* is a complemented (/x) or uncomplemented (x) variable. A *term* is a subexpression, often enclosed in parentheses. The equation:

 $F = (x+/y)^{*}/x$ 

has three literals and two terms. *Simplifying* a Boolean equation is an attempt to minimize the number of literals or the number of terms in an equation. Unfortunately, in many situations, one can only be minimized at the expense of the other, so it is important to decide from the outset whether you are minimizing literals or terms. Literals can be minimized by repeated applications of the postulates and theorems of Boolean algebra (Table 1-6), but there is no algorithm; it is a trial and error process. For example, the equation:

 $F = (x^*/z) + [(x+y)^*/z]$ 

may be simplified through the following steps:

$F = (X^{-}/Z) + [(X^{+})]$	· Y) /Z]
$= (/z^*x) + [/z^*)$	(x+Y)] Postulate 3b
= /z*[x+(x+y	)] Postulate 4a
$= /z^{*}[(x+x)+y]$	y] Theorem 4a
$= /z^{*}(x+y)$	Theorem 1a

The equation is now simplified because there are no postulates or theorems, which, when applied, will serve to further reduce the number of literals.

1.6.1 Sum of Products and Product of Sums

When an equation is in the form:

 $F = (a^*b) + (c^*/a) + e$ 

for example, it is said to be in *sum of products* form. This is because the equation is composed of a number of product terms (ANDs) that are summed (ORed) together. The subexpression result of two operands ANDed together is referred to as a product because of the resemblance of the AND operator to the multiplication operator of arithmetic; the result of OR is referred to as a sum because of the resemblance of the OR operator to the addition operator of arithmetic.

When an equation is in the form:

## $F = (a+b)^*(a+/b)$

for example, it is said to be in *product of sums* form, because it is composed of a number of sum terms (OR) that are ANDed together. Both sum of products and product of sums forms are called *standard form*.

1.6.2 Canonical Forms

If an equation has three variables that are complemented or uncomplemented, then there are a limited number of ways in which these variables can be ANDed or ORed together. Referring to Table 1-9, under the column 'Minterms', and the subcolumn 'Terms', there are seven different ways in which three variables could be ANDed together. Each combination has been given a name — the letter 'm' and a number. For example, the expression:

while the expression:

(x\*y\*/z) is m<sub>7</sub>.

Using these shorthand notations for expressions, we can refer to the equation:

$$F = (/x^*y^*/z) + (x^*/y^*/z) + (x^*/y^*z)$$
  
as:  
$$F = m_2 + m_4 + m_5$$

which is much more compact. When an equation is expressed in terms of these named AND subexpressions, or *minterms* it is said to be in sum of minterms form.

Similarly, there are seven ways in which three variables may be ORed together, each variable being primed or unprimed. A named OR subexpression is called a *maxterm*. The equation:

 $F = (x+y+z)^{*}(x+/y+/z)^{*}(/x+/y+/z)$ 

could also be written as: "Offende Dov with the offende of the sent offende

 $F = m_0 m_3 m_7$ 

since each OR subexpression has been given a name consisting of an 'M' and a number. (See the column 'Maxterms' in Table 1-9.) An equation expressed in this way is said to be written in product of maxterms form. Both sum of minterms and product of maxterms forms are called *canonical forms*.

In many equations, not every variable is represented in every term, but it is still possible to write them in canonical form. A little algebraic manipulation will produce the missing terms that are needed. For example, the equation:

 $F = (x^*y^*z) + (/x^*y)$ 

Monolithic

is missing a 'z' in its second term. In order to write this equation in sum of minterms form, we must first take the following steps:

$F = (x^*y^*z) + (/x^*y^*1)$	Postulate 1b	
$= (x^*y^*z) + [/x^*y^*(z+/z)]$	Postulate 2a	
$= (x^*y^*z) + (/x^*y^*z) + (/x^*y^*/z)$	Postulate 4a	
= m <sub>7</sub> +m <sub>3</sub> +m <sub>2</sub>		

To create a missing variable in a maxterm, use the duals of the postulates used above. To create more than one missing variable, expand the equation as many times as is needed by following the steps above.

## 1.6.3 Conversion Between Canonical Forms

Canonical forms do not only exist because they are more compact; using canonical forms, it is possible to write any equation expressed in sum of products in terms of product of sums.

Given the equation:

 $F = (/a^{*}b^{*}/c) + (a^{*}/b^{*}c) + (a^{*}b^{*}c)$ = m<sub>2</sub>+m<sub>5</sub>+m<sub>7</sub>

we can take its complement by forming an equation from all the minterms that are NOT present in the equation:

 $/F = m_0+m_1+m_3+m_4+m_6$ =  $(/a^*/b^*/c)+(/a^*/b^*c)+(a^*/b^*/c)+(a^*b^*/c)$ 

Finally, using the dual/complement method, we can take the complement again. Of course, by Theorem 3 (Table 1-9), any-thing that is complemented twice returns to its original value:

 $F = (a+b+c)^{*}(a+b+/c)^{*}(a+/b+/c)^{*}(/a+b+c)^{*}(/a+b+/c)$ 

We have now expressed function F, originally in sum of products, in product of sums form. Any Boolean equation can be written in either form.

An even quicker way of doing this conversion is to write a product of maxterms equations using the maxterm numbers which did not appear in the original equation. For example, in our equation F, written in sum of minterms form, we used the numbers 2, 5 and 7. In our product of maxterms form, we would use the maxterms 0, 1, 3, 4 and 6.

 $F = m_0 + m_1 + m_3 + m_4 + m_6$ 

= (a+b+c)\*(a+b+/c)\*(a+/b+/c)\*(/a+b+c)\*(/a+/b+c)

This works because each maxterm is the dual of the minterm that has the same number.

Of course, any equation written in the canonical forms can likely be simplified; so after converting from standard form to canonical form, then converting from one canonical form to another, you may wish to simplify your equation.

Postulate 1	(a) x+False = x (b) x*True = x
Postulate 2	(a) x+/x = True (b) x*/x = False
Postulate 3	(a) x+y = y+x (b) x y = y x
Postulate 4	(a) x*(y+z) = (x*y)+(x*z) (b) x+(y*z) = (x+y)*(x+z)
Theorem 1	(a) x+x = x (b) x <sup>-</sup> x = x
Theorem 2	(a) x+True = True (b) x*False = False
Theorem 3	/(x) = x
Theorem 4	(a) x+(y+z) = (x+y)+z (b) x*(y*z) = (x*y)*z
Theorem 5	(a) /(x+y) = /x*/y (b) /(x*y) = /x+/y
Theorem 6	(a) x+(x*y) = x (b) x*(x+y) = x

downling of our our internet of the second s

Table 1-6. Postulates and Theorems of Boolean Algebra

X	Y	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15	F16
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1.195	10101	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	10	0	210	0	1	0	1
10		03	*	12:5	X	C/S	Y	:+:	+	20	0601	/Y	10. BC	/X	RIGH	101-1-1	1111

## **Table 1-7. Boolean Operators**

and the second s



expression has been give ta name consisting more. (See the column "Kexterns" in Table to pressed in this way is said to be wolten in the form, boar sum of microms and product are called canonical forms.

h. XOR F = (x\*y)+(x\*y) Table 1-10. Logic Gates

a. AND

F = x\*



1.6.1 Sum of Products and Product of Su When an equation (a in the form:  $F = (a^{2}b) + (c^{2}/a) + a$ 

Monolithic

b. OR F = x+v

## 2.0 Binary Systems

Binary numbers utilize a base 2 number system that can only be in one of two logical states: a "0" or a "1". This number system is used in current digital computer systems because the outputs of most switching circuits can only be in one of the two logical states. Also, when transistor circuits are operating in one of two modes only, greater reliability can be obtained.

## 2.1 Base Conversion and processing out its beyond and

Normally, decimal (base 10) numbers are written using a positional notation. In other words, the value of the number is determined by multiplying each digit to an appropriate power of 10 which is dependent on its relative position to the decimal point.

Example 2.1

 $714.02 = 7 \times 10^{2} + 1 \times 10^{1} + 4 \times 10^{0} + 0 \times 10^{-1} + 2 \times 10^{-2}$ 

## 2.1.1 Base 2 to Base 10 Conversion of a Sent of X bbA

Similarly, binary (base 2) numbers are also position-dependent relative to the binary point; each binary digit is multiplied by an appropriate power of 2 in order to obtain the decimal equivalent. The following example shows the conversion from a base 2 number to a base 10 number.

## Example 2.2

 $101.01_{2} = 1x2^{2}+0x2^{1}+1x2^{0}+0x2^{-1}+1x2^{-2}$ = 4+0+1+0+1/4 = 5.25<sub>10</sub>

Notice that the binary point separates the positive and the negative powers of 2. This is similar to the case of the decimal point separating the positive and negative powers of 10.

## 2.1.2 Base 10 to Base 2 Conversion

Converting a base 10 integer to a base 2 integer requires utilizing the division method. To explain, let N represent the base 10 integer. Divide this integer, N, by 2 since base 2 is desired. As a result, there should be a quotient,  $Q_0$ , and a remainder,  $R_0$ . Then divide the previous quotient,  $Q_0$ , by 2 again and continue this process until the final quotient equals zero. The desired binary digits are the remainders resulting from each division step; the least significant bit starts with  $R_0$ .

### Example 2.3

Converts 61<sub>10</sub> to binary:

61/2 = 30	remainder = 1	LSB
30/2 = 15	remainder = 0	
15/2 = 7	remainder = 1	
7/2 = 3	remainder = 1	
3/2 = 1	remainder = 1	
1/2 = 0	remainder = 1	MSB

## 6110 = 1111012

Converting decimal fractions to binary requires successive multiplications by 2. Let F be a decimal fraction. Multiply this number F by 2 and obtain an integer and a fraction result. Take this integer and multiply once again by 2. Continue this process until it terminates or until a sufficient number of digits has been reached. The desired digits are the integer parts that were obtained at each multiplication step. The most significant digit is obtained first.

Convert 0.3	875 <sub>10</sub> to bi	nary		
0.375	0.750	0.500	I <sub>0</sub> = 0	MSB
x 2	x 2	x 2	contract land	
0.750	1.500	1.000	12 = 1	LSB

Note that if this procedure doesn't terminate, then the result must be a repeating fraction.

#### . we and the

To convert binary to *octal* (base 8) or vice versa is very simple and can be done by inspection. Each octal digit corresponds to three binary digits since it can be in one of eight states (0 to 7). Therefore, the binary number should be divided into groups of three starting from the binary point. Each group on both sides of the binary point is replaced by an octal digit representation.

#### Example 2.5

2.1.3 Base 2 to Base 8

Similarly, binary to *hexadecimal* (base 16) and vice versa can also be done easily. This time, instead of three, the binary number is broken up into groups of four. The reason is because a hexadecimal digit can assume one of sixteen states (0 to 9, A, B, C, E and F). Again starting from the binary point, each group is replaced by its hexadecimal equivalent.

# Example 2.6 easily implemented with any december view

## 2.2 Simplicity of Binary Arithmetic

Due to the design of logic networks, it is much easier to do binary than decimal arithmetic in digital systems. Although binary arithmetic is implemented in about the same manner, the addition tables are much easier. Fortunately, numerical subtractions may be performed by addition operations between numbers. This property is of little use in the decimal system. However, much can be gained if used in the binary system. This is mainly due to the fact that in a binary system, complements of numbers are easily implemented, and the same hardware can be used for addition and subtraction operations. This allows for considerable savings in terms of system hardware design.

#### 2.2.1 1's Complement

To find the 1's complement of a binary number is easily done by inverting each digit (0 or 1) up to the most significant digit specified.

#### Example 2.7

The 1's complement of: 01011.1101 = 10100.0010



siale oustablion with 15 outplement

To subtract two positive binary numbers X and Y, (X-Y), the following procedures should be used:

- 1. Take the 1's complement of Y and add it to X.
- 2. Check results for overflow carry:
  - If there is an overflow carry, add it to the least significant digit of the result.
  - b. If there is no overflow carry, the result is negative. Then, complement this result and place a minus sign in front.

#### Example 2.8

a) 1010.11 - 1000.01 = ? 1010.11 +  $\frac{0111.10}{0010.01}$  - 1's complement of 1000.01 overflow 1  $\frac{1}{0010.01}$  - add overflow carry +  $\frac{1}{0010.10}$  - answer b) 1001.10 - 1100.11 = ?

1001.10 + 0011.00 ← 1's complement of 1100.11 no overflow 1100.10 → -0011.01

ernow 1100.10 0011.01

Since there is no overflow carry, take the 1's complement of 1100.10 and add a negative sign in front of it: Answer is -0011.01

#### 2.2.3 2's Complement

The most widely used numbering manipulation technique in current digital computers is the 2's complement method. This method is easily implemented with any decent computer instruction set. Using the same hardware for addition and subtraction in 2's complement makes system design simpler and can lead to savings in cost.

To find the 2's complement of a binary number requires the following:

- Take the logical complement by inverting each digit of the binary number.
- 2. Add 1 to the least significant digit.

Due to the design of topic networks, it is much easier to do binary than declinal antimetic in digital systems. Although binary authmetic is implemented in about the same manner, the addition tables are much easist. Forturately, numerical subtretions may be performed by subfition operations between runniess the property is of tittle use in the docimal system. However much can be gained if used in the binary system. This is marky are assity implemented, such the same hardware can be used for addition and subtraction operations. This altrust for dociden addition and subtraction operations. This altrust for dociden bit assings in terms of system hardware dasho

#### 2.2.1 1's Complomen

Confind the 1's complement of a binary number is easily done by nverting each digit (0 or 1) up to the most significant digit orecitied

T.S. element

he the complement of:

0100.00101 = 1017.11010

## Example 2.3

The 2's complement of 001100.01 is:

step (1) step (2)	+	110011.10	-	logical complement of 001100.07
otop (=)		110011.11	4	answer

This technique can also be done by visual inspection. Start with the least significant digit of the number and visually scan to the left. Leave all digits unchanged until the first "1" is encountered. Then invert all the remaining digits to the left. Note that the binary point has no effect on this procedure.

#### 2.2.4 Subtraction with 2's Complement

The steps for subtracting two binary numbers X and Y, (X-Y), are as follows:

- 1. Add X to the 2's complement of Y.
- 2. Check result for overflow carry:
  - a. If there is an overflow carry, then throw it out. The result now represents (X-Y).
  - b. If there is no overflow carry, the number is negative. Take the 2's complement of the result and place a negative sign in front of it.

#### Example 2.10

a) 1110.11 -	- 1011.10 = ?
overflow carry throw out	1110.11 + $0100.10 \leftarrow 2$ 's complement of 1011.10 1 0011.01 → +0011.01
b) 0001.11 ·	- 1000.10 = ?
	0001.11 + 0111.10 - 2's complement of 1000.10

no overflow	+ 0111.10	← 2's complement of 10	00.10
carry	1001.01	→ -0110.11	

Since there is no overflow, this number is negative. Therefore, take the 2's complement of 1001.01 and add a minus sign in front: Answer is -0110.11

process until the final quotient equals zero. The desired bin digits are the remainders resulting from each division step; I read auroificant bit stam, with Re-

#### Example 2.3

Converte Stee to binary:

518		

6101 111 - Or 18

Converting decimal functions to binary requires successive multiplications by 2. Let F be a decimal fraction. Multiply this number F by 2 and obtain an integer and a fraction result. Take this integer and multiply once again by 2. Obnimue this process until it terminates or until a sufficient number of digits has been reached. The desired digits are the integer parts that were obtained at each multiplication step. The most significant digit is obtained first.

# 3.0 Karnaugh Map

## 3.1 Karnaugh Map Technique

There exists a technique that allows the logic designer to minimize Sum of Product terms by utilizing *Karnaugh maps*. The Karnaugh map (referred to as *K-map*) graphically displays the implicants (*minterm*) in any Sum of Product expression. It is derived directly from the truth table of this expression. K-maps are very useful for minimizing three, four, five and even six variable functions, but it gets too complicated beyond six. For expressions with more than six variables, the numerical manipulation should be done on a computer that uses the Quine-McCluskey method. This technique will not be discussed in this book.

## 3.1.1 K-Map Reading Procedure

Each minterm cell in the K-map has a value of "1" as determined by the truth table. Circle those single minterm cells that will combine with its adjacent cells to form larger groups of 1, 2, 4, 8, etc. If each single minterm cell is grouped individually, the map reading process should yield the original Sum of Product expression.

However, if two minterm cells are grouped together, at least one variable is dropped. This is because the theorem  $X^*Y+X^*/Y = X$  has been executed once. If a group of four adjacent minterm cells have been combined, then the theorem has been executed twice and two variables are dropped. Thus, a group of eight adjacent cells result in three variables being dropped. Therefore, the main objective is to minimize the number of minterm cells groupings while maximizing the number of minterm cells in each grouping. By minimizing the number of cell groupings, the number of inputs to the OR function is reduced. On the other hand, by maximizing the number of cells in each grouping, the number of inputs to the AND function is reduced.

## 3.1.2 K-Map Matrix Labels

In labeling the K-map matrix, the following rule should be followed.

riable

Top to bottom or left to right:

Two-variable	e Three-va
00	000
01	001
°11 °	011
10	010
	110
	× 111
	101
	100

## Four-variable Add a '0' MSB and use the three-variable chart for the first half. For the second half, add a '1' MSB and repeat the same chart in reverse order.

Notice that the number of variables shown above is referring to one axis only (X or Y). However, this technique may be used for any number of variables that may be desired on each axis. For any axis greater than one variable, the second-half is a mirror image of the first-half with the MSB equal to a '1'. This can be seen above when comparing the three-variable list to the twovariable list.

## 3.1.3 K-Map Examples

Examples of three- and four-variables K-maps are shown below. The corresponding truth tables for the examples are also shown to illustrate the derivation of the K-maps.

# Example 3.1

## Three-Variables K-map:





F = B\*/C+/B\*C+/A\*C

Karnaugh Map

00 01 11 10

11

0

0

0

13

asir sustaina a

C, D

01 1 1

00 21 1 1 1

11 1 1 0 0

10 1

A, B

Trutti Ta

Example 3.2

Four-Variables K-map:

### **Karnaugh Map**

CD númber and turns o egmont digit, Given II sop a minimal equatic

A	в	С	D	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1100	0	0
0	1	1	1	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	01 100
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	21	61	0	0
1	1	1	1	0

product term 1 = /C product term 2 = /A\*/B product term 3 = /B\*C\*/D (SOP form) F = /C+(/A\*/B)+(/B\*C\*/D)

Truth Table

Monolithic

# 4.0 Combinational Logic

## 4.1 Logic Design Introduction

Logic design is a combination of analysis, synthesis, minimization and implementation of Boolean functions. Boolean functions must originally come from worded statements. This is a very important part of logic design because the worded statement can be ambiguous and imprecise, while the Boolean equation must be unambiguous and exact. The conversion of words to equations is called synthesis. Engineers must be careful when synthesizing a problem because many times the originator of a problem is not a technical person. It is the responsibility of the logic designer to review the synthesis of the problem with the originator to make sure the solution is suitable.

## 4.2 Combinational Design

Combinational logic is a network whose output is solely dependent upon its inputs. It has no feedback loops or memory elements.

The first step in combinational design is to analyze the problem and then define it in an exact manner. This will make synthesizing a Boolean equation much easier.

Synthesis usually takes several steps. Using truth tables and K-maps are common ways of specifying a problem and putting it in the minimal Boolean form.

## Example 4.1

A seven-segment decoder decodes a BCD number and turns on the appropriate segments of a seven-segment digit. Given the seven-segment digit in Figure 4-1 develop a minimal equation for each segment by using a truth table and K-maps.



Forming a truth table from Figure 4-1 is done by writing all '10' possible inputs down, then determining which segments should be activated for each input. For example, segment 'a' is activated whenever; 2, 3, 5, 7, 8, 9 or 0 is input to the decoder. Once the table is formed, a K-map can be made for each segment. The K-maps are used to derive a Sum of Products logic equation for each segment.

K-maps are an excellent way of forming equations when three to six variables are involved in a problem. Two standard algebraic forms of the function can be derived — the standard Sum of Products — (minterm expansion) and the standard Product of Sums (maxterm expansion). A network of AND and OR gates is derived directly from either form.

		DEC	IMAL		INP	UIS		OUT			TPL	PUTS			
		DEC	IVIAL	W	x	Y	Z	a	b	c	d	e	f		
hesis, minii	miza-	DJ 194	0	0	0	0	0	1	1	1	1	1	1	T	
ements. Thi	s is a	engles -	15 vile	0	0	0	1	0	1	1	0	0	0	t	
ne worded s	state-	ei 11 .m	o see to	0	0	1	0	1	ni (	0	4	1	0	+	
e Boolean e	equa-	easa	5 noi	0	0	nit <sup>1</sup> ic	0	1.10	ni er	0	N IE	iob1	0	+	
t be careful	when	KIS ITS	3 000	0	0	119	1	1	ា	1	1	0	0	1	
ne originato	rofa	-uaint	4	0	1	0	0	0	1	1	0	0	1	1	
ponsibility of	of the	-onius	5	0	1918	0	9110	016	0	mpt	<b>d</b>	0	11	T	
problem wit	h the	दोती ता	6	0	1	1	0	0	0	1	1	1	1	ľ	
t 0			7	0	1	1	1	1	1	1	0	0	0	t	
			0	4	0	0	0	-	198	4	4	4	1	+	
output is s	solely	osnin	0	-	0	0	0			1	1	1		+	
oops or me	mory	they te	9	110	0	0	nie	b	110	1.	0	0	1,19	1	
truth tables em and put	s and ting it		01 0 11 X 10 1	1 X ) 1	1   X   X	0 X X			180 n 181 s 190 1 190 100 100 100 100 100 100 100 100 100	01 11 2	1 X :	0 X	1 X	0 X X	
iber and tur digit. Give ninimal equ maps.	ns on n the lation	w,x	a = /X*/ Y, Z 00 00 1 01 1 11 X	/Z+W*/ 0 01 1 1 X	/Y+X* 111 1 1 X	Z+/X* 10 0 1 X		with of the second s	Y X	, Z 00 00 01 11		+/Y*/2 11 1 1 1 K 2	1 1 1 0	10 1 1	
ber and turn digit. Give ninimal equ maps.	ns on n the lation	w,x	a = /X*/ Y, Z 00 00 1 01 1 11 X 10 1	2+W*) 0 01 1 1 X 1	/Y+X* 11 1 1 X X	Z+/X* 10 0 1 X X		vinnu Q th Q th Q th W th M th D fun	Y X	, Z 00 00 11 10		+/Y*/2 1 1 1 1 1 1 1 1 1 1	1 1 1 2 x 2 x 2		
ber and tur digit. Give ninimal equ maps.	ns on n the lation	w,x	a = /X*/ Y, Z 00 00 1 01 1 11 X 10 1	2+W*) 0 01 1 1 X 1	/Y+X* 11 1 1 X X	Z+/X*		Wunder Wunder Den Den Den Den Den Den Den Den Den Den	×,×,	, Z 00 01 11 10		+/Y*/2	1 1 1 2 x 2 x 2		
ber and turn digit. Give ninimal equ maps.	ns on n the ation	w,x	a = /X*/ Y, Z 00 00 1 01 1 11 X 10 1	2+W*) 0 01 1 1 x 1 c = /Y	/Y+X* 111 1 1 X X (+X+Z	Z+/X* 10 0 1 1 X X	¥		Y , X d = /X	, Z 00 00 11 10 */Z+/	0 0 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	+/Y*/2 1 1 k 2 y*/Z+	1 1 1 2 x 2 x 2 X*/Y*		
iber and tur digit. Give ninimal equ maps.	ns on n the lation		a = /X*/ Y, Z 00 00 1 01 1 11 X 10 1 Y, Z	(Z+W*) 0 01 1 1 x 1 c = /y	/Y+X* 11 1 1 X /+X+Z	Z+/X* 10 0 1 X X 10		<pre>&gt;</pre>	y,x d = /X	, Z 00 01 11 10 */Z+/ .Z		+/Y*/2 1 1 x 2 y*/Z+	1 1 1 0 x 2 x 2 x 7		
iber and tur c digit. Give ninimal equ -maps.	ns on n the lation	w,x	a = /X*/ Y, Z 00 00 1 11 11 X, Z 00 00 1 11 11 X, Z 00 00 1 11 11 X, Z 00 00 00 1 1 11 12 12 10 10 10 11 11 11 12 12 10 10 10 10 10 10 10 10 10 10	2+W*) 0 01 1 1 x c = /Y 0 01 0	/Y+X*       111       1       1       1       X       X       X       111       0	Z+/X* 10 0 1 X X 10 10 10 10		/ > / >	d = /x	, Z 00 00 01 01 01 01 01 01 01 01 01 01 01 0	0 0 1 ( 1 ( 1 ( 1 ( 1 ( 1 ( 1 ( 1 ( 1 ( 1 (	+/Y*/2 1 1 1 x 2 Y*/Z+ 1 1 1 ) 0	1 1 1 x x x 1 1 1 1 0 x x x x x y x		
ber and tur digit. Give ninimal equ maps.	ns on n the lation	w,x	a = /X*/ Y, Z 00 00 1 11 11 X 10 1 Y, Z 00 00 1 1 1 X 10 1 1 1 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0	$(Z+W^*)$ 0 01 1 1 X c = /1 0 01 0 -	111           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1	10         0           1         1           X         X           10         1		×   ×	Y , X d = /X , X	, Z 000 01 (1 11 ) 10 (1 */Z+/ Z 00 1	0 0 0 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	+/Y*/2 1 1 1 x 2 Y*/Z+ 1 1 1 0 (0)	1 1 1 x x x x x x x x		
ber and tur digit. Give ninimal equ maps.	ns on n the iation	w,x w,x entropy w,x	a = /X*/ Y, Z 000 00 1 01 1 11 X 10 1 Y, Z 00 00 1 01 0	/Z+W*/       0     01       1     1       X     1       c = /Y     0       0     01	11           1           1           1           1           X           X           X+X+Z           111           0           0	10           0           1           X           10           1           X			Y, X, A	, Z 00 00 11 11 10 */Z+/ Z 00 1 01 11	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1	1 1 1 0 x x x x x x x x x x x x x x x x x x x		
iber and tur c digit. Give ninimal equ maps.	ns on n the iation	w,x	a = /X*/ Y, Z 00 1 01 1 11 X 10 1 Y, Z 00 1 01 0 11 X	<pre>/Z+W*// 0 01 1 1 1 1 x 4 0 0 0 0 0 0 0 0 x</pre>	11           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1	10 0 1 1 X 10 1 1 X			y , x d = /x	, Z 00 00 111 10 */Z+/ Z 00 11 11 11 11 11	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	+/Y*/2 1 1 1 K 2 Y*/Z+ 1 1 1 0 ( ( ) ( ) ( ) ( ) ( ) ( ) ( ) (	1 1 1 x x x x x x x x x x x x x		
ber and tur digit. Give ninimal equ maps.	ns on n the ation	w,x w,x	a = /X*/ Y, Z 00 00 1 11 11 X 10 1 01 0 0 0 0 1 1 X 10 1 1 X 10 1	Z+W*/           0         01           1         1           x         1           x         1           0         01           0         01           0         01           0         01           0         0           x         0           0         0	11           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1	10 0 1 1 X X 10 1 1 X X X			Y, X d = /X	, Z 00 01 11 11 11 , Z 00 11 11 , Z 00 11 11 11 , X 10 11 11 , X 10 10 11	0 0 0 1 1 2 2 1 1 2 2 2 2 1 1 2 2 2 2	1 1 1 0 0 1 x 2 0 2 1 y*/Z+ 1 1 1 0 ( 0 ( 0 ( 0 ( 0 ( 0 ( 0 ( 0 ( 0 ( 0 (	1 1 0 × ; x : x : 1 1 1 0 ( ) 1 ( ) 1 ( ) 2		
ber and tur c digit. Give ninimal equ maps. der der der der der der der der	ns on n the lation	w,x w,x ant a b b b b b b b c c c c c c c c c c c c	a = /X*/ Y, Z 000 1 11 11 X 10 1 Y, Z 00 00 1 01 0 1 1 1 1 1 X 10 1 1 1 1 X 10 1 1 1 1 1 1 1 1 1 1 1 1 1	(Z+W*) 0 01 1 1 1 x 1 0 0 0 0 0 0 0 0 0 0 0 0 0	111         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           0         0           0         0           1         1           1         1	Z+/X* 10 0 1 1 X X 10 1 1 X X X X X X X X X X X X X	01 01 0 1 1 X	W W	Y , X d = /X , X - 10 1 1 1 X X	, Z 00 () 01 () 11 3 10 () */Z+/ Z 00 1 1 11 X 00 1 11 X 10 () 1 1 11 X 10 () 1 1 11 X 10 () 1 1 11 X 10 () 1 1 11 X 11 X 10 () 1 () 1 1 X 11 X 11 X 11 X 11 X 11 X 11 X 11		11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 2 0 7 X 2 X 2 X 7 Y 7 Y 7 Y 7 Y 7 Y 7 Y 7 Y 7 Y	10 11 11 X X 2 0 0	

# **Logic Tutorial**

ROW	Α	В	С	MINTERMS	MAXTERMS
0	0	0	0	/A*/B*/C = m0	A+B+C = M0
1	0	0	1	/A*/B*C = m1	A+B+/C = M1
2	0	1	0	/A*B*/C = m2	A + /B + C = M2
3	0	1	1	/A*B*C = m3	A+/B+/C = M3
4	1	0	0	A*/B*/C = m4	/A+B+C = M4
5	1	0	1	A*/B*C = m5	/A+B+/C = M5
6	1	1	0	A*B*/C = m6	/A+/B+C = M6
7	1	1	1	A*B*C = m7	/A+/B+/C = M7

#### Table 4-1. Minterm and Maxterm Expansions

Each minterm is a product term, so a Sum of Products expression may be written with minterms.

## Example 4.2

Rewrite the Sum of Products equations from example 4.1 in minterm form.

- a = \in (0, 2, 3, 5, 7, 8, 9, 10, 11, 12, 13, 15)
- b = \in (0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 15)
- c = ∑m (0, 1, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15)
- d = ⊥m (0, 2, 3, 5, 6, 8, 10, 11, 13)
- e = ∑m (0, 2, 6, 8, 10, 14)
- f = \in (0, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15) g = 1m (2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15)

Each maxterm is a sum of variables. It is derived by solving a K-map for the O-terms instead of the 1-terms. Maxterms are used in a Product of Sums solution.

#### Example 4.3

Rework the first two K-maps from Example 4.1 to get a maxterm solution.



Given either algebraic form, it is a simple matter of converting to the other form, or the inverse of either form.

	DESIRED FORM								
GIVEN FORM	Minterm expansion of F	Maxterm expansion of F	Minterm expansion of F	Maxterm expansion of F					
Minterm expansion of F	x x 7 x x x x 0 x x	Maxterm numbers are those numbers not on the minterm list for F	List minterms not present in F	Maxterm numbers are the same as minterm numbers of F					
Maxterm expansion of F	Minterm numbers are those numbers not on the maxterm list for F	-10 -11 -11 -10 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0	Minterm numbers are the same as maxterm numbers of F	List maxterms not present in F					

# Table 4-2. Conversion of Forms Table

Monolithic III Memories

## 4.3 NAND Gates and NOR Gates

A set of logic operators is said to be functionally complete if any Boolean function can be expressed in terms of this set of operations. The set; AND, OR and NOT, is functionally complete. The NAND and the NOR gates are each functionally complete by themselves. Therefore they are called Universal gates.

Conversion of AND and OR networks to NAND networks is carried out by starting with a minimal sum of products expression and then applying the theorem; F = /(/F). This equation should then be solved using De Morgan's theorem.





Z = /(X+Y)



Table 4-3. Truth Tables

## Example 4-3

From the K-map in Figure 4-2, find equations for an AND-OR, NAND-NAND, OR-NAND and NOR-OR networks.



Figure 4-2. Karnaugh Map

F = A*B+/A*/C*/D+A*C*D	eq. 4-1
F = /[/(A*B+/A*/C*/D+A*C*D)]	eq. 4-2
F = /[/(A*B)*/(/A*/C*/D)*/(A*C*D)]	eq. 4-3
$F = /[(/A+/B)^*(A+C+D)^*(/A+/C+/D)]$	eq. 4-4
F = /(/A+/B)+/(A+C+D)+(/A+/C+/D)	eq. 4-5

Equations 4-2 thru 4-5 are AND-OR, NAND-NAND, OR-NAND and NOR-OR networks, respectively.

In order to get a network of NOR gates we must start with the minimum Product of Sums form of F.

#### Example 4-4

From the K-map in Figure 4-2 find equations for OR-AND, NOR-NOR, AND-NOR and NAND-AND networks.

/F = /A*/C*D+/A*C*/D+A*/B	eq. 4-6	
$F = A+C+/D^*A+/C+D^*/A+B$	eq. 4-7	
F = /[/(A+C+/D*A+/C+D*/A+B)]	eq. 4-8	
F = /[/(A+C+/D)+/(A+/C+D)+/(/A+B)]	eq. 4-9	
$F = /(/A^*/C^*D + /A^*C^*/D + A^*/B)$	eq. 4-10	
F = /(/A*/C*D)*/(/A*C*/D)*/(A*/B)	eq. 4-11	

Equations 4-7, 4-9, 4-10 and 4-11 are OR-AND, NOR-NOR, AND-NOR and NAND-AND networks, respectively.

NAND-NAND and NOR-NOR networks are very common in industry because both the NAND and NOR gates are universal gates. Thus, these gates are made in great quantities, making them more available for designers.

A NAND-NAND network is made from a Sum of Products solution. The AND and OR gates of the SOP solution are replaced by NAND gates with all the interconnections staying the same. Variables that are input directly to the output gate must be inverted.

A NOR-NOR network is made from a Product of Sums solution. The OR and AND gates are replaced by NOR gates with all interconnections staying the same. Any variables that are input directly to the output NOR gate must be inverted.

An easy way of forming either a NAND network from a Sum of Products solution or a NOR network from a Product of Sums solution is to place two inversion bubbles in series between the two levels as demonstrated in Figure 4-3.



## 4.4 Multiplexers

Multiplexers are circuits which select one of  $2^n$  input lines using n selector lines. For example, an eight-input multiplexer selects one of  $2^3$  input lines using three select lines.

#### Example 4.5

Monolithic

Design an 8:1 multiplexer in SOP form by using a truth table.

SELECT			1	MU	LTIP	LEX	ER	INPL	JTS		OUTPUT
Α	в	С	D0	D1	D2	D3	D4	D5	D6	D7	n m≤ <b>Y</b> b
0	0	0	0	X	X	X	X	X	X	X	0
0	0	0	1	X	X	X	X	X	X	X	1
0	0	1	X	0	X	X	X	X	X	X	0
0	0	1	X	1	X	X	X	X	X	X	a vevto
0	1	0	X	X	0	X	X	X	X	X	0
0	1	0	X	Х	1	Х	X	Х	Х	X	1
0	10	1	X	х	X	0	X	х	Х	Х	0
0	1	1	X	Х	X	1	X	Х	Х	X	1
1	0	0	X	Х	X	X	0	X	Х	X	0
1	0	0	X	Х	X	X	1	X	Х	X	1
1	0	1	X	х	X	X	X	0	Х	X	0
1	0	1	X	Х	х	х	х	1	Х	Х	1
1	1	0	Х	X	X	X	X	X	0	X	0
1	1	0	X	Х	Х	Х	X	Х	ió <b>1</b> er	X	set of logic
1	1	1	X	Х	X	Х	x	Х	Х	0	0
1	1	1	Х	X	X	X	X	X	X	90	Meter The M

## Truth Table for 8:1 Multiplexer

As can be seen from the truth table A, B and C select one of the eight multiplexer inputs to appear on the output, Y. If A, B and C = 011, then the D3 AND gate will be enabled while all the other AND gates will be disabled. This allows D3 to be 'ORed' with seven zeros and thus end up on the output Y.

# **Logic Tutorial**







## 4.5 Decoders

On a multiplexer with n address lines, one of the  $2^n$  inputs is selected to be output. On a decoder with n address lines, one of the  $2^n$  output lines is forced either high or low, depending on the design of the decoder. Table 4-4 shows a truth table for a 3-to-8 decoder.

#### Example 4.6

Design a dual 8:1 mux with the appropriate PAL device.

When selecting a PAL device several things must be considered. Will the design need registers, how many inputs and outputs are there, are the outputs active high or active low? For a Dual 8:1 mux the select lines will be shared but the eight data inputs to each mux are independent. Thus, we need nineteen inputs and two outputs for the design. This narrows our choices down to one PAL device, the PAL20L2. The output of the PAL20L2 is active low but this causes no problems because an active high output will result by simply inverting all the data inputs.

Multiplexers have been widely used as logic devices as well as selector circuits. A 4:1 mux can be used to realize any three-variable function. An 8:1 mux can realize any four-variable function.

#### Example 4.7

Solve the K-map in Figure 4-4 and build the circuit with an 8:1 multiplexer.



A, B and C are used as control inputs to the multiplexer, this leaves D as the only real variable in the problem. The 16-square K-map can thus be broken up into eight one-variable K-maps. Each map is solved for one of the eight data inputs to the 8:1 multiplexer.

S	SELECT LIN	IES			OU	TPU	T LI	NES		
A	В	с	f	g	h	i	j	k	I	m
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

## Table 4-4. Decoder Truth Table

A decoder will have as many outputs as there are possible binary input combinations. It can be seen from Table 4-4 that only one output can be equal to 1 at any one time. The outputted 1 represents the minterm combination that was input to the decoder. It can also be noticed from Table 4-4 that there is not a combination of inputs that will give all 0's on the outputs. Many designs need this ability. It can be added simply by putting an enable line in all of the output AND gates. The logic design and block diagram for the 3-bit decoder in Table 4-4 appears in Figure 4-5.



4

Monolithic III Memories


A magnitude comparator is a combinational circuit that compares two numbers, then outputs one of three signals; A > B, A = B or A<B.

#### Example 4.8

Design a 3-bit magnitude comparator in a Sum of Products form, then fit it into an appropriate PAL device.



A>B = A2\*/B2 + A1\*/B2\*/B1 + A0\*/B2\*/B1 + A0\*/B2\*/B1 + A1\*A0\*/B2\*/B0 + A2\*A1\*/B1 + A2\*A1\*A0\*/B0 + A2\*A0\*/B1\*/B0

A2, A1, A0	1	000	001	011	010	110	111	101	100
	000	0	1	1	1	1	P	1	1
	001	0	0	1	1	1	1	1	1
	011	0	0	0	0	1	1	1	1
	010	0	0	1	0	1	Ì	1	1
	110	0	0	0	0	0	1	0	0
	111	0	0	0	0	0	0	0	0
	101	0	0	0	0	1	1	0	0
	100	0	0	0	0	1	Ì	1)	0

B>A = /A2\*B2 + /A2\*/A1\*B1 + /A2\*/A1\*A0\*B0 + /A2\*/A0\*B1\*B0 + /A1\*B2\*B1 + /A0\*B2\*B1\*B0 + /A1\*/A0\*B2\*B0

The six-variable K-maps are used to produce Sum of Product equations for A > B and B > A. These equations are then used to form the two-level logic diagram of the 3-bit magnitude comparator.



The logic diagram of the 3-bit comparator shows that there are six inputs and two outputs in the circuit. Each output is derived from seven product terms. The PAL16H2 fits the design best. This PAL device has more inputs than are needed, but it is the smallest PAL device with enough product terms to realize the circuit. A NOR gate external to the PAL device can be used to get the result A = B. The outputs of the PAL device will be the inputs to the NOR gate, when both inputs equal '0', A equals B.

# 4.7 Adder

A binary adder takes two binary inputs, adds them, then outputs the binary sum. A full adder is the basic building block of any adding network. A full adder is a 1-bit adder with a carry-in and a carry-out. The truth table is shown in Table 4-5. The logic design and block diagram appear in Figure 4-6.

A	В	CIN	Y	COUT
0	0	0	0	0
)	0	1	1	0
С	1	0	1	0
)	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Table 4-5. Truth Table for Full Adder

Monolithic



4-16

Monolithic III Memories



The truth table is used to form K-maps for the outputs Y and  $C_{in}$ . These simple K-maps are solved to obtain equations for Y and  $C_{in}$ . The equations are then used to design a Sum of Products circuit for the 3:8 decoder. The decoder is shown in Figure 4-6.



gram, (c) Block Diagram

A parallel 4-bit adder will now be designed using four full adders.



Figure 4-7. Parallel 4-Bit Adder

To implement this circuit in a PAL device, each carry-out is directly input to the next digit's carry-in. Nine inputs and eight outputs are needed. Three of the outputs (the first three carry-outs) are only needed so they can be fed back into the circuit as inputs. A PAL16L8 is the perfect PAL device for this design.

# 4.8 Hazards

Even though a digital network is designed correctly, it still may have erroneous outputs at times due to *Hazards*. Hazards exist because physical circuits do not behave ideally. For example, a D-type flip-flop has two outputs; Q and /Q, which should always be complements of each other. In the real world Q may be switching from 1 to 0 and /Q from 0 to 1. Unless both Q and /Q switch at exactly the same time Q will equal /Q for some finite amount of time. In some cases this could cause the network to malfunction. The change in the flip-flop output may not cause the steady-state output of the network to change, but the transient output may have had a spurious change due to the non-ideal flip-flop. If the network's output was the set line of a latch, the latch would set due to the hazard.

There are two types of hazards, *Static* and *Dynamic*. Static Hazards occur when the steady-state output of a network does not change due to an input change, but a momentary change does occur in the transition from one state to another. Static Hazards are qualified further as either static 1 hazards or static 0 hazards. Static 1 hazards exist when the steady-state output is 1, static 0 hazards exist when the steady-state output is 0.



Figure 4-8. (a) Static 0 Hazard, (b) Static 1 Hazard

Dynamic hazards occur when the steady-state output is supposed to change due to an input change. The hazard occurs when the transient output changes several times before settling down.

- F		 E	- 12
- 1	-	 44	
1		н.	

#### Figure 4-9. Dynamic Hazard

As previously mentioned hazards are caused by the nonideal physical network. Two classifications of hazards causes do exist; function hazards and logic hazards.

Function hazards can be present when more than one input variable changes. It is easy to see from the K-map in Figure 4-10 why function hazards exist.

A, B		00	01	11	10
	00	1	0	1	0
	01	0	1	0	0
	11	0	0	0	1
	10	0	0	1	0

Figure 4-10. Karnaugh Maps with Function Hazards

4-18

Monolithic III Memories

A function static 1 hazard is present when the input variables A, B, C and D go from < 0000 > to < 0101 >. If both B and D changed simultaneously no temporary erroneous pulse would appear on the output; however in the real world either B or D would change first. The transient output would have gone to 0 from being momentarily in state < 0100 > or < 0001 >. Looking at the K-map, it is easy to see function static hazards and function dynamic hazards.

The easiest way to avoid function hazards is by restricting input changes to one variable at a time. This method is not always possible though, because the inputs may not be under your control.

Logic hazards exist because of the way a function is realized. Logic hazards can exist even if input changes are rescticted to one variable at a time.

A K-map is a very good way of locating logic hazards. When trying to locate the static 0 and static 1 logic hazards on a K-map it is only necessary to map the 1-sets or the 0-sets.











## Figure 4-11. (a) Karnaugh Map with Two Logic Hazards (b) Karnaugh Map with No Logic Hazards

A 1-set is a product expression derived from a grouping of 1's on the K-map. If there are two adjacent input states that produce a 1 on the output, but are not covered by the same 1-term, a static logic hazard exists. Logic hazards may be eliminated by redesigning the circuit so adjacent input states that produce ones are covered by the same 1-term. errit. g erit vo vino bevakob ed iliw tuotuo wan







# 5.1 Introduction

In the previous chapter, combinational circuits were discussed circuits whose outputs are determined completely by their present input. Outputs of some networks depend not only on their present inputs but also on the sequence of their past inputs. These circuits are called *sequential* switching networks. Sequential networks must be able to remember the past sequence of their inputs in order to be able to produce new outputs.

#### 5.2 Latches

In order for a sequential circuit to remember the previous inputs, it must retain those values in some memory elements. The most basic memory element is called a *latch*. Latches are memory devices with one or more inputs that effect their outputs.

One of the most important properties of the latches is that any change to the input of the latch will appear at the output and the new output will be delayed only by the propagation delay of the gates between inputs and the outputs. All the latches have this transparency property and usually are referred to as transparent latches. A latch constructed of NOR gates is shown in Figure 5-1a.

#### 5.2.1 RS Latch

The circuit in Figure 5-1a is called a *SET-RESET* or an RS latch. There are two input lines to an RS latch, which are used to control the state of the latch. The rules for this type of latch are:

- 1. If SET = RESET = 0, then the latch remains in the same state and output does not change.
- 2. A '1' on the SET and '0' on the RESET line will make the latch SET to '1'.
- A '0' on the SET line and a '1' on the RESET line causes the latch RESET to '0' state.
- If SET = RESET = 1, then Q and /Q will be '0' at the same time which is meaningless. When designing with an RS latch, we should remember that SET = RESET = 1 is forbidden.

Following an RS latch circuit, its state table, characteristic equation and waveforms are shown.



10

1 11

Qt+1 = St+Qt\*/Rt

(where, St\*Rt = 0)

(c)

St	Rt	Qt	Q <sub>t+1</sub>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	Х
1	1	1	X
	(	b)	

Monolithic



## Figure 5-1. RS Latch (a) Logic Circuit (b) State Table (c) Karnaugh Map (d) Waveforms

Let's examine the RS latch circuit when SET = RESET = 1. In this case the output, Q, will toggle for a long period of time, and it is unpredictable to know when the circuit will be out of this state. The following waveforms examine this case:



Latches can have more than two inputs. In Figure 5-2, we examine a latch circuit that has two SET terms instead of one. The latch circuit and the transition table are shown.



Figure 5-2. RS Latch (a) Latch Circuit (b) State Table

The RS latch configuration shown in Figure 5-1a, can be modified considering that an OR gate with an inverted output is equivalent to an AND gate with inverted inputs.



# **Logic Tutorial**



This configuration for realizing a latch is very useful, because it is in sum-of-product form.

In some applications using latches, it is desired for the input data to be effective only when another signal — usually referred to as a control signal — is active. For these applications, the RS latch could be modified as shown in Figure 5-3.

It is apparent from Figure 5-3 that only when the control signal (C) is active, the values of the SET and RESET are effective. So when C = 0, the changes in the SET-RESET terms would not have any effect on the output.

A thorough examination of Figure 5-3b will show that a change in the input of the latch does not effect the output simultaneously, and there is a short delay for this change to appear on the output. This delay is caused because of the propagation delays of the gates between inputs and outputs.





Figure 5-3. RS Latch with Control (a) Latch Circuit (b) Waveforms

# 5.2.2 D Latch

Other kinds of latches are used in sequential circuits. One of the most popular latches is called a *delay latch* — D latch. An RS latch is modified to a D-latch by inserting an inverter between S and R, and assigning S to D input term. The D latch will take the value of its input and transfer it to the output. The advantage of the D latch over the RS latch is that in the former only one input is needed and there is no forbidden state. The only disadvantage of the D latch is that it does not have a "no change" state. This state could be reached by inserting a control signal, C, as an input to the latch (Figure 5-4).



Figure 5-4. D Latch (a) Logic Circuit (b) State Table (c) Waveforms



Monolithic III Memories

# 5.2.3 JK Latch

Another useful latch is the JK latch which is shown in Figure 6-5. This latch consists of an RS latch with two AND gates in front of the inputs. This is most useful because JK latches act like RS latches, and it is permissible to apply '1' to both inputs simultaneously. The state table and characteristic equation for a JK latch is shown in Figure 5-5.



Figure 5-5. JK Latch (a) Logic Circuit (b) State Table and Characteristic Equation

## 5.2.4 T Latch

Another type of latch is a *triggered latch* (T Latch), which has only one input called T. Whenever T is high, the latch changes state. T latch is realized by connecting both J and K to one input, T.



Figure 5-6. T Latch (a) Logic Circuit (b) State Table and Characteristic Equation

# 5.3 Flip-Flops beginsto ed nao pitamente dotal 28 ed

A *flip-flop* is also a bistable device — a circuit with only two stable states. There is one main difference between flip-flops and latches. Flip-flops do not have the transparency of the latches. Therefore a change in the input does not effect the output immediately. A change in the flip-flop is a result of a change to the control or an asynchronous input. The main advantage of the flip-flops over the latches is that it is possible to "read in" a new value to the flip-flop and read out an output at the same time. This property is not allowed in the latches because of the latch transparency.

A group of flip-flops form a register. A register is a digital device that is used to hold information. A register may be a combination of flip-flops and gates. The gates would control how and when the data from the flip-flops will be transferred.

In the previous sections, different types of latches were discussed. The same type of flip-flops are available (RS, JK, D and T flip-flops) and the state equations are the same with the difference that the output change in latches is realized on the same clock pulse and in the flip-flops on the next pulse.

Let's take a look at a D-latch and a D flip-flop and discuss the difference between them.



Figure 5-7. Comparison of a D-Latch and a D Flip-Flop

Examining the above waveforms, we could notice that the D latch and D flip-flop act the same except when the D input changes while C = 1. Because in the flip-flop at the edge of each clock pulse the input is seen and the flip-flop maintains the value till the next clock edge. But in latches the output follows the input while C = 1.

# 5.3.1 Characteristic Equations

Monolithic

The characteristic equations for various flip-flops are summarized as follows:

Qt+1 = S+/R*Qt	RS flip-flop
$Q_{t+1} = J^*/Q_t + /K^*Q_t$	JK flip-flop
$Q_{t+1} = T:+:Q_t$	T flip-flop
$Q_{t+1} = Q_t$	D flip-flop

In the above equations  $Q_{t+1}$  is the next state and  $Q_t$  is the present state. Generally we could convert one flip-flop to the other by inserting some gates in front of the RS flip-flop.



# 5.4 Designing Sequential Circuits

As it was stated earlier, the states of a sequential circuit depend not only on the present states of its inputs, but also on the past history of them. A sequential circuit is constructed of flip-flops and gates. The gates construct the combinational part of a sequential circuit, and we could have any number of flip-flops that are needed. A general block diagram of a sequential circuit is shown in Figure 5-8.



Figure 5-8. Sequential Circuit Block Diagram

The combinational section receives external binary inputs and feeds information to the flip-flops. The flip-flops have a feedback path to the combinational circuit. The circuit has external outputs. At the rising edge of each clock pulse the information from the combinational circuit is read into the flip-flops and the new outputs are generated. The outputs do not change until the next clock pulse.

A general block diagram of a sequential circuit has been reviewed. Now let's look at a more specific circuit. In Figure 6-9, an example of a sequential circuit is shown.



This circuit consists of two JK flip-flops, an inverter, an AND gate and an XOR gate. It has an external binary input, X, and an external ouput, Z.

In this section, we try to familiarize ourselves with the analysis and synthesis of sequential circuits. Synthesis will be covered first, because it would make the analysis understanding easier.

# 5.4.1 Transition Tables

The states of a sequential circuit are determined by its inputs, the outputs and states of the flip-flops. In order to examine these states, we should determine the input equations to the flip-flops. Let's look at Figure 5-9. Using the characteristic equation for the JK flip-flop, the input equaiton for Figure 5-9 will be examined:

Z = A

$$J_A = X:+:B \qquad J_B = X^*/A$$
$$K_A = /X \qquad K_B = X$$

The next state equations are:

A <sub>t+1</sub>	= JA*/Q+/KA*Q = (X:+:B)*/A+X*A		
	= (X*/B+/X*B)*/A+X*A		
	= /A*/B*X+/A*B*/X+B*/X		

 $K_B = X$ 

#### $B_{t+1} = J_B^*/Q^+/K_B^*Q = /A^*/B^*X^+B^*X$

the above are called the state equations. The corresponding K-maps are:



Using these maps, the transition tables for Figure 5-9 are derived. There are only four different combinations that A and B could have. The next state values are derived using these four possible combinations.

The present state is the state of the flip-flop before the clock pulse, the next state is the state of flip-flop after the clock pulse has been applied. The present output, Z, is the output of the sequential circuit after the clock pulse. As mentioned before, the circuit can have four states: AB = 00, 01, 11 and 10. At this point, we try to cover transitions for one input state. Suppose the circuit is in the 00 state. If an X = 0 input is applied, the next state will be 00. If an X = 1 is applied, the next state will be 11. the output for both cases is Z = 0.

PRESENT STATE	NEXT A <sub>t+1</sub>	STATE B <sub>t+1</sub>	PRESENT OUTPUT		
AB	X = 0	X = 1	emsaer	Z	
00	00	11	gaoong,	0	
01	10	01	1	0	
11	00	-11	alia)~		
10	00	10	1	1	

Figure 5-10. Transition Table for Figure 5-9

# 5.4.2 State Tables and State Diagrams

Examining the transition table, we notice that AB has four combinations. We could assign letters to these four combinations:  $S_0 = 00$ ,  $S_1 = 01$ ,  $S_2 = 11$  and  $S_3 = 10$ . Using these assignments the transition table could be modified to the state table shown in Figure 5-11.



DESCENT STATE	NEXT	STATE	DESCENT OUTPUT 7	
PRESENT STATE	X = 0	X = 1	PRESENT OUTPUT	
soul-qui So or anoth	S0	S2	states, we so ould determ	
S1	S3	S1	0	
S2	S0	S2	t benimex	
S3 A S	SO	S3	1899X = A	

#### Figure 5-11. State Table for Figure 5-9

A state diagram can be derived using the state table. A state diagram could show transitions between the states when a specific input is applied. Each state is represented by a circle and the transition between the state is shown by arrows.



Figure 5-12. State Diagram for Figure 5-9

The condition under which a transition occurs is represented by X/Z. Applying an input, X, a transition from one state to the other takes place and a Z output will be produced. The state diagram for the state table in Figure 5-11 is shown in Figure 5-12.

We have gone through a complete analysis procedure for the previous example. This process could be summarized as follows:

- 1. Using a given network, determine the input equations.
- 2. Derive the next state equations, using the flip-flop characteristic equations:

en Qt+1 = Dansen A selling vice	D flip-flop
Qt+1 = T:+:Q	T flip-flop
$Q_{t+1} = J^*/Q^+/K^*Q$	JK flip-flop
$Q_{t+1} = S + / R^* Q$	RS flip-flop

- 3. Derive the corresponding K-maps, and transition tables.
- 4. Assigning states to the variables, make the state table.
- 5. From the state table, draw the state diagram.

The analysis of a sequential circuit could be easier to understand, because the same steps could be taken in reverse order. A flow chart of the procedure is shown below.



### 5.4.3 Design Examples

In this section, the procedure for designing sequential circuits will be shown in more detail by analyzing some design problems. The design steps will follow the flow table shown in the previous section.

### Example 5.1: pee a to many a boold intened A bebeen ena fant

Design a clocked sequential circuit which receives an input, X, and will produce an output, Z = 1, after it has received an input sequence of 0010 or 100.

## Solution:

Monolithic

The first step is to make a state diagram. The state diagram will start in a state designated by S0, if the next input from S0 state is a 0, it could be the start for the 0010 sequence. If a 1 is received, the circuit will go to state S4, which could be the start for the 100 sequence.

When in the S1 state one of two inputs could be received X = 0 or X = 1. If X = 0 then the circuit could still follow the 0010 sequence, because so far it has received the 00 sequence. If X = 1 then the input sequence would be 01 so far, which cannot follow the 0010 any more but it could be a start for the 100 sequence, therefore under this condition the circuit would have a transition from state S1 to S4.

While in the S4 state, if an X = 1 is received it would stay in the same state, because a sequence of 11 could still follow the 100 pattern. If X = 0 is received the 100 pattern could continue, because 10 follows the 100 pattern.

When in the S2 state if an X = 0 is received, it will stay in the S2 state and if X = 1 then it will have a transition from the S2 to S3 state. While in the S3 state, we will have a transition to state S4 if X = 1, because the input sequence would be 0011 which cannot follow the 0010 sequence any more, but the 1 at the end could be a beginning for the 100 sequence which is the same state as the S4. If X = 0 is received then the 0010 sequence is complete and an output, Z = 1, is generated. At the same time in the 010 sequence, the 10 at the end could be the start of the 100 sequence. Therefore under the X = 0 condition a Z = 1 is generated at a mathematical state will happen.

While in the S5 state an X = 1 will transfer the circuit from S5 to S4, and an X = 0 will cause a transition from S5 to S6. Under this condition a Z = 1 is generated for the output because the 100 sequence for the inputs has occurred.

From the S6 state we will see a transition from S6 to S2 if X = 0, and a transition to S3 if X = 1. A state diagram of this design is shown in Figure 5-14a.

By analyzing the state diagram, a state table is generated (Figure 5-14b). A careful look at the state table will show that the S2 and the S6 states are equivalent, because under X = 0 they both have a transition to state S2 with Z = 0, and under X = 1 they would transfer to S3 with Z = 0. So the state table could be summarized to Figure 5-14c. After summarizing the state table, there will be a total of six states left, therefore at least three variables will be needed for the state assignments ( $2^3 = 8$ ). In this case only six assignments will be used. The state variables are designated by A, B and C. The state assignments are illustrated in Figure 5-14d.

# **Logic Tutorial**



			And the second sec			
PRESENT	NEXT	STATE	PRESENT	NEXT	STATE	
STATE	X = 0	X = 1	STATE	X - 0	X = 1	
S0	S1,0	S4,0	SO	S1,0	S4,0	
S1	S2,0	S4,0	S1	S2,0	S4,0	
S2	S2,0	S3,0	S2	S2,0	S3,0	
S3	S5,1	54,0	S3	S5,1	S4,0	
S4	S5,0	S4,0	S4	S5,0	S4,0	
S5	S6,1	S4,0	S5	S2,1	S3,0	
S6	S2.0	\$3.0	1			

(c)

	(450)	(AB	C) <sub>t+1</sub>	DI ZO	
	(ABC)t	X = 0	X = 1	X = 0	X = 1
I.F	000	001	100	0	0
0 0 X	001	010	100	0	0
1 1 X 0 X 1	010	010	011	0	0
1 X 0	011	101	100	1.1	0
	100	101	100	0	0
	101	010	100	1	0
			(d)		

(b)

# Figure 5-14. Example 5.1 (a) State Diagram (b, c) State Tables (d) Transition Table

From the Assignment table, the K-maps for each state are derived. In this design the circuit is realized by JK flip-flops, therefore two K-maps are needed for each state variable (shown in Figure 5-15).



~	C, X						-	(	C, X	
A, B	1	00	01	11	10	dist	A	, B	1	0
	00	0	0	0	1	avel.			00	1
	01	x	x	x	x	Bui			01	
	11	x	x	x	x	1			11	1
	10	0	0	0	1	00			10	1
	Att	Ag	B = (	:*/X						
	C, X								C, X	
A, B	1	00	01	11	10	hise	A	, B	1	10
	00	1	0	0	0	1.00			00	L
	01	0	1	x	x	6.8			01	hi
	11	x	X	x	X	no <del>c</del> Ista			11	201
	10	1	0	x	x				10	[
	ectir state	JC =	B*X+	/B*/C	*/X					W
		bra		1	C, X					
				A, B	1	00	01	11	1	0
					00	0	0	0	0	,
					01	0	0	0	G	5
					11	x	x	x	0	0
					10	0	0	0	1	

1	00	01	11	10
00	x	x	X	X
01	0	0	10	1
11	х	x	x	x
10	~	~		
C, X	K	B = (		X
C, X	х   00	B = 0	11	X 10
; c, x 00	к 00 Х	A B = ( 01 X	x	X 10 1
C, X 00 01	x 00 x x	x B = 0 01 X X	x 11 1	x 10 1
C, X 00 01 11	x 00 x x x x	A B = 0 01 X X X X	x 11 1 1 x	x 10 1 0 X

Z = A\*C\*/X+B\*C\*/X

# Figure 5-15. Karnaugh Maps for Example 5.1

State equations are derived using the K-maps. Using the state equations, the circuit diagram for the design would be obtained as shown in Figure 5-16. The state equations are summarized as follows.

$$\begin{array}{ll} J_A = /B^*X + B^*C & J_B = C^*/X & J_C = B^*X + A^*/X \\ \kappa_A = /X^*C & \kappa_B = C & \kappa_C = /B + X \end{array}$$



JC C

кс



Monolithic III Memories

x

4-25

Monolithic

## Example 5.2

Derive the state diagram, state table, and state equations of a sequential circuit which adds five to a binary number in the range of 0000 to 1010. The inputs and outputs should be serial with the least significant bit arriving first. Realize this design with three JK flip-flops.

# Solution:

In Figure 5-17a, all the possible combinations for the input and the output are shown. The state table starts at state A. At time to the first input is received, if X = 0 then we look at the map for all possible combinations and notice that at to whenever X = 0, the output is a 1. Thus, if the present state is A, under X = 0 the output is Z = 1. On the other hand, if X = 1 the map shows that Z will be a 0. At time to the output would be a 01. So in this transition Z = 0. All the states of the state diagram could be derived by inspection of the table in Figure 5-17a. The state diagram will be completed as in Figure 5-17b.

The state table is drawn using the state diagram. Inspecting the state table will show that some of the states are equal. States H, J and L will have the same next state under X = 0 and X = 1, and produce the same outputs, therefore H = J = L, and if they appear anywhere in the state table, they will be replaced by the H state. States I, K, M, N and P are equivalent for the same reasoning, thus they all will be replaced by 1 in the state table. Because H = J = L and I = K = M, states D, E and F are equivalent. Therefore, the state table would be summarized to the table shown in Figure 5-18b. There are a total of seven state variables are called A, B and C. A complete transition table is shown in Figure 5-18c.

The K-maps are drawn, using the state table. The state equations are calculated using the K-maps.

JA = B*X+B*C	KA = B
$JB = /A^*C + A^*/C$	$KB = A + / C^* X + C^* / X$
$JC = /A^*/X$	KC = A+B*X
Z = B*/X+A*X+/A*/C	*X+/B*C*X



	BINAR	X Y INPUT	Q.00		Z OUT	Z PUT	
t <sub>3</sub>	t <sub>2</sub>	t <sub>1</sub>	t <sub>0</sub>	t3	t2	t <sub>1</sub>	t <sub>0</sub>
0	0	0	0	0 0	1	0	1
0	0	0	16	0	1	1	0
0	0	1	0	0	1	1	1
0	0	1	1	1	0	0	0
0	1	0	0	1	0	0	1
0	1	0	<sup>(a)</sup> 1	1	0	1	0
0	1	1	0	1	0	1	1
0	1	1	1	1	1	0	0
1	0	0	0	1	1	0	1
1	0	0	1	1	1	1	0
1	0	1	0	1	1	1	1
			(a)				
			0,0	2 0	20	- Di	
			Â				
	1	0/1	La .	1/0	~		-
	0/0	BC 1/1		0/1	2 1/0		
	O	E	(	F	6	)	
	0/1/ 1/0	0/1/1/	0 0/1	1/0	0/0/	1/1	
6			00	M	N	P	
0/0/	1/1 0/10	/0/1/1 0/1	0/0/1/1	0/1	0/1	0/1	
1	1 1	**	1 1 1	+	*	¥	0 0 - 1
			(b)				

Figure 5-17. Example 5.2 (a) Truth Table (b) State Diagram

Figure 5-14. Example 5.1 (a) State Diagram (b, c) State Tables (d) Vranstilon Table

From the Assignment table, the K-maps for each state are derived. In this design the circuit is realized by JK tip-flore, therefore two K-maps are needed for each state variable (shown in Figure 5-rate).

		AS			

Logic Tutorial	
----------------	--

ODEOENT OTATE	NEXT	STATE		Z
PRESENT STATE	X = 0	X III	X = 0	(11 X = = 1) (1
A state of A	В	A		0
d in atmosBall equip	nuoDina b	irouia, an	que <b>0</b> tat c	inplast se
C solid and C	Surf Socool	G		0
D	Н	I	y, ett.	000
d-n nA Erenned ta	elqrdia ed	t jo Kuo s	netraco	0 0 0
ereloceer one equi	namenta La the sea	М	niel is a	0
G	N	Р	0	. Tas
Н	А	А	0	ample 5.
are are three outputs	A	o vianid na	vob/qu hid	esi <u>gn</u> a 3-
I - 1, and d Lorement	( ti (Aumer	onilAvist	. the0court	ounter is A
K eqoli-	A	suit <u>us</u> ing I	gn (P <mark>r</mark> a cin	= 0_Desig
L	А	А	0	1000000
M	A	re eight dr eight diffe	nipuo <sup>1</sup> riti at	nis olinouis sunter cos
ach state <b>N</b> ill have a	A	ip bas 3p	q3, qH, q5	Sp _rp .0
P P B C C HW CO SK	А	ुर्गासर अस्तित स्र त = () स		in internet

NEXT STATE Z PRESENT STATE X = 0 X = 1 X = 0 X = 1 A В A 1 0 D D 0 В 1 F C G 1 0 D Н 1 1 0 G T. 0 1 1 н Α A 0 1 A 1 1 -

(a)

(b)			
	1	h)	
		01	

DDEGENIT OTATE	NEXT	STATE	Z		
PRESENT STATE	X = 0	X = 1	X = 0	X = 1	
000	001	000	P	0	
001	011	011	0	1	
010	011	100	1	0	
011	101	110	1	0	
100	110	110	0	1	
101	000	000	0	1	
110	000	-	1	-	

Figure 5-18. Example 5.2 (a) State Table (b) Reduced State Table (c) Transition Table



JA = B\*X+B\*C XAV+XVB = 80 KA = B+C A

The state tables are shown in Figure 5-20, and the K-maps are shown in Figure 5-21.



JB = A\*/C+/A\*C

KB = A+/C\*X+C\*/X

4

C, X 00 01 11 10 00 1 0 XX 01 1 0 х X 11 0 x х X 10 0 0 х x

~	C, X		- W.	1 3	TA
A, B	1	00	01	11	10
	00	х	X	0	0
	01	x	X	1	0
	11	X	X	x	x
	10	x	x	1	1

elds T sin 2  $J_C = /A^*/X$  2 sin 2 (a) 2 signa  $K_C = A+B^*X$  up 3



Figure 5-19. Karnaugh Maps for Example 5.2

Floure 5-21, Kamauch Mans for Exemple 5.

Monolithic III Memories

Design a sequential pattern detector that receives an input and produces an output, Z = 1, if, and only if, there has been only one group of ones in the input sequence. Derive the state diagram, state tables and state equations using three D flip-flops.

# Solution:

The state diagram is drawn as in Figure 5-21. The state table, transition table, and K-maps can be drawn easily from the state diagram. The state equations are calculated as follows:

#### $D_A = A + B^* / X$ $D_B = B^*/X^+/A^*X = B$

The state tables are shown in Figure 5-20, and the K-maps are shown in Figure 5-21.



PRESENT	NEXT	STATE			NEXT	STATE
STATE	X = 0 X =		2	AB	X = 0	X = 1
SO	SO	S1	0	00	00	01
S1	S2	S1	1	01	011 7	01
S2	S2	S3	1	11	×11 o	10
S3	S3	S3	0	10	10	10

#### Figure 5-20. Example 5.3 (a) State Diagram (b) State Table



Counters are among the most commonly used sequential circuits. In the following sections, they are covered in detail.

A register that goes through a predetermined state upon receiving an input pulse is called a counter. Counters are one of the simplest sequential circuits, and are found in almost all equipment containing digital logic. According to what sequence of logic a counter follows, we will have different types of counters: BCD, binary, etc.

The binary counter is one of the simplest counters. An n-bit binary counter is a register with n flip-flops and associated combinational logic that follows the sequence of n-bits from 0-2n-1

#### Example 5.4

Design a 3-bit up/down binary counter. There are three outputs from the binary counter: DA, DB and DC. The input to the counter is X, the counter will increment if X = 1, and decrement if X = 0. Design this circuit using three D flip-flops.

#### Solution:

Z

0 01

1 10

01 1

10 0 This circuit would have eight different states, because the 3-bit counter goes through eight different states. The states are called q0, q1, q2, q3, q4, q5, q6 and q7. If X = 1 each state will have a transition to its next higher state. For example q0 will go to q1, q1 will go to g2 and so on. If X = 0 then each state will change to its previous state. For example, q7 will go to q6, q5 to q4 and so on.

The state diagram of this design is shown in Figure 5-22a. The state, and transition tables which are derived from the diagram are shown in Figure 5-22b. The K-maps and the state variables are shown in Figure 5-22c. The state equations are calculated using the K-maps. The equations are summarized as follows:



Monolithic

PRESENT	NEXT	STATE	PRESENT	NEXT STATE		
STATE	TE X = 0 X = 1		ABC	X = 0	X = 1	
q0	q7	q1	000	-111	001	
q1	q0	q2	001	000	010	
q2	q1	q3	010	001	011	
q3	q2	q4	011	010	100	
q4	q3	q5	100	.011	101	
q5	q4	q6	101	100	110	
OMq6	q5	q7	110	101	111	
a7	a6	a0	111	110	000	

(b)



D<sub>A</sub> = /A\*/B\*/C\*/X+/A\*B\*C\*X + A\*B\*/C+A\*/B\*X+A\*C\*/X

~	C, X					~	C, X				
A, B	1	00	01	111	10	A, B	1	00	01	11	10
	00	1	0	1	0		00	1	1	0	0
	01	0	1	0	1		01	1	1	0	0
	11	0	1	0	1		11	1	1	0	0
	10	1	0	1	0		10	1	1	0	0
	DB	= /B + B*	*/C*/2 C*/X	X+/B*	C∗X		R		Dc =	/C	

Figure 5-22. 3-Bit Up/Down Counter (a) State Diagram (b) State Tables (c) Karnaugh Maps

#### Example 5.5

Implement the 3-bit up/down counter of the Example 5.4 using the PAL device most suitable for the design.

#### Solution:

The 3-bit binary counter designed in the previous example will require three flip-flops. The PAL device for this design will require at least three flip-flops. Since there is no PAL device available that has only three flip-flops, the best PAL device will be the PAL16R4 because it has four flip-flops and contains the AND-OR gates needed to realize the combinational circuit of the counter. The schematic of the 3-bit up/down counter using the PAL16R4 is shown in Figure 5-23.

Design of a binary counter could be complicated by adding new features to it. A counter can be made to count up or down, load new values in, or clear the present state of the counter and reset to 0's. These features are discussed in the following example.

Monolithic

# Example 5.6:

Design a 4-bit up/down counter that receives an input, X, if X = 1 the counter counts up and if X = 0 it counts down. The load feature loads new values into the output registers. The clear operation clears the output registers and resets them to all lows (zeros). Design this counter using D-type flip-flops and realize the circuit with the proper PAL device.

# Solution:

First we design a 4-bit up/down binary counter, then we design the new function into it. A binary counter could have sixteen different possible states. The procedure of making the state diagram, state table, and K-maps is similar to the design of the 3-bit counter. The corresponding drawings are shown in Figures 5-24 and 5-25.



PRESENT	HEAT	JIAIL		RESENT	HEAT STAT	
STATE	X = 0	X = 0 X = 1		STATE	X = 0	X = 1
q0	q15	q1		0000	1111	0001
q1	q14	q2		0001	1110	0010
q2	q13	q3		0010	1101	0011
q3	q12	q4		0011	1100	0100
q4	q11	q5		0100	1011	0101
q5	q10	q6		0101	1010	0110
q6	q9	q7		0110	1001	0111
q7	q8	q8		0111	1000	1000
q8	q7	q9		1000	0111	1001
q9	q6	q10		1001	0110	1010
q10	q5	q11		1010	0101	1011
q11	q4	q12		1011	0100	1100
q12	q3	q13		1100	0011	1101
q13	q2	q14		1101	0010	1110
q14	q1	q15		1110	0001	1111
q15	q0	q0	(b)	1111	0000	0000

4

4-29



# **Logic Tutorial**

-	A, 1	в				/	Α,	в			
, D, UP	1	00	01	11	10	C, D, UP	1	00	01	11	10
	000	1	1	1	1		000	1	1	e.1.	1
	001	1	1	1	1		001	0	0	0	0
	011	0	0	0	0		011	1	1	1	1
	010	0	0	0	0		010	0	0	0	0
	110	0	0	0	0		110	1	1	1	1
	111	0	0	0	0		111	0	0	0	0
	101	1	1	1	1		101	1	1	1	1
	100	1	1	1	1		100	0	0	0	0
	+ (	/C*/L	JD+C	/C*D */D*/L	*/UP JP			,	/D = [	)	
	+ (	/C*/L	1b+C,	*/D*/U	*/UP JP				/D = [	)	
C.D.UP	+ C	00	JP+C	/C*D */D*/U	*/UP JP	A	,В	00	/D = [	)	10
C,D,UP	A,B	00 1	01 0	/C*D //D*/L	*/UP JP 10 1	C,D,UP	,B / 000	00	/D = 0	11	10
C,D,UP	A,B 000 001	00 1	01 01	/C*D //D*/(	10 1 0	C,D,UP	,B 000 001	00 1 0	/D = 0	)   11   1   1	10 0 1
C,D,UP	A,B 000 001 011	00 1 0	01 01 1	/C*D /D*/( 11 1 1	10 1 0 0	C,D,UP	,B 000 001 011	00 1 0 0	/D = 0 0 0	) 11 1 1	10 0 1
C,D,UP	A,B 000 001 011 010	00 1 0 0	01 01 1 1	11 1 1 1	10 10 0	C,D,UP	,B 000 001 011 010	00 1 0 0	/D = 0 0 0	)   11   1   1   1   1	10 0 1 1 1
C,D,UP	A,B 000 001 011 010 110	00 1 0 0	01 01 0 1 1 1	11 1 1 1 1	10 1 0 0	C,D,UP	,B 000 001 011 010 110	00 1 0 0	/D = 0 0 0 0	) 11 1 1 1 1 1	10 0 1 1 1 1
C,D,UP	A,B 000 011 011 110 111	00 00 1 0 0 0 1	01 01 1 1 1 0	/C*D //D*//L 11 1 1 1	10 1 0 0 1	C,D,UP	,B 000 001 011 010 110 111	00 1 0 0 0	01 0 0 0 1	D 11 1 1 1 1 1 1 0	10 0 1 1 1 1 1

/B = /B\*C\*/D+/B\*/C\*UP + /B\*D\*/UP+B\*C\*D\*UP + B\*/C\*/D\*UP

1 1 0

100 0

/A = /A\*/C\*UP+/A\*D\*/UP + /A\*/B\*C+/A\*B\*/D + A\*/B\*/C\*/D\*/UP + A\*B\*C\*D\*UP

100 0 0 1 1

Figure 5-25. Karnaugh Maps for 4-Bit Counter

As you might have noticed, the equations are derived for the low outputs because many PAL devices have only low outputs. The equations derived so far are written just for an up/down counter. To implement the clear function, the signal should be ANDed with the other terms in the equations for A, B, C and D, and a CLEAR term should be ORed with each equation. The LOAD function should be ORed with all the terms to make them lows and another term should be added to each equation that consists of LOAD\* (new value). The modified and final equations are listed below:

1F	= /LOAD*/CLR*/A* /C* UP	
	+ /LOAD*/CLR*/A* D*/UP	
	+ /LOAD*/CLR*/A*/B* C	
	+ /LOAD*/CLR*/A* B* /D	
	+ /LOAD*/CLR* A*/B*/C*/D*/UP	
	+ /LOAD*/CLR* A* B* C* D* UP	
	+ LOAD*/CLR* AI	
	+ CLB	



+ CLR

Using the above equations and PAL16R4, the schematic for the 4-bit counter could be generated. This design is shown in Figure 5-26.

As we try to design bigger counters, the design of them using the state tables and K-maps gets more diffucult. In the design of the 4-bit counter, K-maps were used. If we try to design a counter bigger than this summarizing the equations will be very tough to do. Therefore, we try to find a general solution for solving the counter design problems. Let's try to write the equation for the most significant bit (MSB) of an n-bit binary counter ( $Q_n$ ).

Let's look at the case where the counter is counting up. The new value of  $Q_n$  will depend on the carry-in from bit  $Q_{n-1}$  into  $Q_n$ . If all least significant bits (LSBs) are high when we count up, we will have a carry-in from  $Q_{n-1}$  into  $Q_n$ .

$$C_{IN}$$
: =  $Q_{n-1}^*Q_{n-2}^*...Q1^*Q0^*UP$ 

Now let's look at the following table:

UP	Qn	CARRY INTO Qn	NEW Qn
Н	L	L	L
Н	L	Н	н
н	н	L	Н
Н	н	Н	TP L

### Carry-in Table

Examining the above table, it is easily concluded that:

 $Q_n := Q_n: +: (Q_{n-1} Q_{n-2} ... Q0^* UP)$ 

Now that we have calculated the equation for the count-up case, let's look at the count down. Carry-in from  $\mathsf{Q}_{n-1}$  into  $\mathsf{Q}_n$  will be high if all the LSBs are low and we are counting up.

Borrow in Qn := /Qn-1\*/Qn-2\*.../Q0\*/UP

Let's look at the following table:

UP	Qn	CARRY INTO Qn		NEW Qn
L	L	L		L
L	L	Н	- 03	Н
L	н	L	- 13	Н
L	н	Н	-	The s

Borrow-in Table

Monolithic III Memories



	s			
~	Ś.	C	ъ	
			1	

 $Q_n = Q_n$ :+: Carry-into  $Q_n$  $Q_n = Q_n$ :+:(/ $Q_{n-1}$ \*/ $Q_{n-2}$ \*.../Q1\*/Q0\*/UP)

Therefore:

 $\begin{aligned} Q_n &= Q_n:+:(Q_{n-1}^*Q_{n-2}^*...Q1^*Q0^*UP) \\ &+ Q_n:+:(/Q_{n-1}^*/Q_{n-2}^*.../Q1^*/Q0/^*UP) \end{aligned}$ 

Let's try to summarize the above equaiton. For simplicity, let's give shorter names to different parts of the above equation.

Therefore the equation is expressed as:

A = A:+:B + A:+:C

B and C are exclusive from each other, so the above equation could be summarized to:

$$A = A:+:B+C$$

then:

$$Q_{n} = Q_{n}:+:(Q_{n-1}*Q_{n-2}*...Q1*Q0*UP)$$
 Eq.5.1  
+ (/Q\_{n-1}\*/Q\_{n-2}\*.../Q1\*/Q0\*/UP)

Using the solution discussed above, let's try to solve a design problem.

## Example 5.7:

Design an n-bit counter that can count up, count down, SET and LOAD new values into the counter. SET overrides LOAD, count and hold. LOAD overrides count. Count is conditional on carry in, otherwise it holds.

# Solution:

The above operations are exercised in the function table and summarized in the operations table.

SET	LD	CIN	UP	D	Q	OPERATION
Н	Х	X	Х	Х	Х	Set all HIGH
L	L	X	Х	D	D	Load D
L	Н	Н	Х	Х	Q	Hold Q
L	Н	L	L	Х	Q plus 1	Increment
L	L	L	н	Х	Q minus 1	Decrement

Now using the operations table, we could start writing the equations for our counter. We will try to generate a general equation that can be used for any bit in the counter. If we take the nth bit, we have  $D_n$  as input and  $Q_n$  as output. There are four operations that can happen for any given bit: LOAD, HOLD, SET and count up or count down. We load the new value in the counter's register if SET is OFF (/SET = H). So  $Q_n$  is replaced by new  $D_n$  value if (/SET = H, LOAD = H), the expression that will allow loading the new value will be /SET\*LOAD\*/ $D_n$ . In order to be able to HOLD the  $Q_n$  value, we should have the following conditions: (SET = L, LOAD = L,  $C_{IN}$  = L). So the expression for holding the old value is:

# /SET\*/LOAD\*/CIN\*Qn

There are two more functions for the counter: count up and count down. These two functions have been calculated in Eq. 6.1. Using this equation and the calculation for the HOLD and LOAD cases, the final equation for the nth bit is calculated.

Using the above general equation, any large counter could be designed.



Notes

Qn + Qn:+: Carry-inte

Qn. \* Qn:+:(/Qn-1\*/Qn-2\*.../Q1\*/Q0\*/UP) refore:

hr = Qa:\*:(Qn-1\*Qn-2\*...Q1\*Q0\*UP) \* Qn+:((Qn-1\*)Qn-2\*.../Q1\*/Q0\*UP)

Let's try to summarize the above equation. For simplicity, let's give shorter names to different parts of the above equation.

A = Q<sub>n</sub> B = Q<sub>n</sub>\_1\*Q<sub>n=2</sub>\*...Q1\*Q0\*U

 $O = /O_{n-1}^*/Q_{n-2}^*.../O1^*/Q0^*/UP$ 

herefore the equation is expressed as:

BritA = A OrtiA +

B and C are exclusive from each other, so the above equation could be summarized to:

A = A:=:B+C

then:

Using the solution discussed above, let's try to solve a design problem,

Example 5.7:

Design an n-bit counter that can count up, opunt down, SET and LOAD new values into the counter. SET overrides LOAD, count and hold, LOAD overrides count. Count is conditional on carry in, otherwise it holds.

Solution:

The above operations are exercised in the function table and summarized in the operations table.

Q	D			
			H	

Now using the operations table, we could start writing the equations for our counter. We will try to generate a general aquation that can be used for any bit in the counter. If we take the inh bit we have  $D_n$  as input and  $O_n$  as output. There are four operations to an easily a near  $D_n$  as input and  $O_n$  as output. There are four operations to a transform the previous that can happen fut any given bit LOAD, HOLD, SET and count in our or count down. We load the new value in the counter's register if SET is OFF (JSET = H). So  $O_n$  is replaced by new  $D_n$  value if (SET = H, LOAD = H), the expression that will allow able to double the advalue will be (SET COAD',  $D_n$ , in order to be able to HOLD the  $Q_n$  value, we should have the following conditions the old value us:

#### /SET\*/LOAD\*/CIAI\*C

There are two more functions for the counter, count up and count down. These two functions have been calculated in Eq. 6.1. Using this equation and the calculation for the HOLD and LOAD cases, the final equation for the nth bit is calculated.

G<sub>A</sub> = /957°LOAD°D<sub>A</sub> + /957°LOAD°O<sub>A</sub>

PLANT TO BUT TO NO CAUSE TECH

The residence of the more succession

osing the spoke general equation, any large counter could be designed.



Monolithic III Memories

4-34

PAL® Device Introduction 1 PAL/HAL® Device Specifications 2 PAL Device Applications 3 Logic Tutoria 4 PALASM® Software Syntax 5 PLE Circuit Introduction 6 PLE Circuit Specifications 7 PLE Circuit Applications 3 Article Reprints 9 Representatives/Distributors 10
5-2

# **Contents Section 5**

PALASM® Software Syntax5	5-1
Table of Contents for Section 5 5	5-2
Introduction	5-3
Structure of PAL Device Design Specifications	5-5
Section 1: Declaration Section	5-6
Section 2: Functional Description	5-8
Section 3: Simulation 5-	-13
Simulation Syntax Overview 5-	-14
Details of the Simulation Syntax 5-	-14

resolved JAS eaudi and PALASM2 Software lived JAS about the skille JAS

# Introduction

PALASM2 software is a high-level language to describe implementation and simulation of logic designs. For every logic application a PAL device Design Specification (PDS) can be created using PALASM2 software syntax. This Pal device Design Specification consists of a set of functional equations and simulation commands. The functional equations describe how the logic is to be implemented on PAL device and the simulation commands describe how the logic should behave after implementation. The detail of the syntax of the language will be described in later sections.

The PAL device Design Specification is processed by the PALASM2 software compiler at the front end and an intermediate file is created. This intermediate file is then processed by various modules at the back end to accomplish various functions. At present MMI has developed an XPLOT generator which can generate the fuse patterns and the standard JEDEC file from PDS which can be downloaded to various programmers to program a PAL device.

Also available is a SIMULATOR package which will exercise each simulation command in the PDS against the functional description to check for the functional validity of the design. The output of the SIMULATOR is a set of vectors which can be physically exercised against the programmed part. (At date of publication the SIMULATOR is an ALPNA version, check with your local FAE for current availability.)





#### **Key Features:**

- -Assembles PAL device Design Specifications.
- -Simulates and verifies the logic behavior.
- -Generates PAL device fuse patterns in JEDEC format.
- -Reports errors in syntax, assembly and simulation.
- New structured logic description syntax models more complex PAL devices and permits compaction of logic descriptions.
- -String substitution allows concise mnemonic names for long frequently used logic expressions.
- -Powerful functional simulator accurately models asynchronous and mixed PAL architectures.
- -Structured high level language for describing test procedures, instead of long truth tables.

5

# Syntax PALASM2 Software

### PALASM2 software supports PAL device assembly and simulation using these PAL devices:

#### 20-pin Devices:

			CEASES APPENDIX DESIGN
	10H8	10L8	10P8
	12H6 shoet to not st	12L6 molecular	12P6 toash of egeuposi level-right a si shauthos SMBALIA9
	14H4	A14L4 au belasto od	logic application a PAL device Design Specification (PD4941)
	16H2	16L2 miz bro shots	device Design Specification consists of a set of function 2961 a
	16L8 ab ab anoma	16P8	tions describe how the logic is to be implemented on PA 1001c
	16R4,6,8	16RP4,6,8	stative editio listeb sZHAL20 manufani refle evaded bloode
24-nin Devic	AC' AL AND IN ANDIO		The PAL device Design Specification is property by the
24 pm Dovio	61.16	01.14	intermediate file is constant. This istementiate file is there are an
	OLIO CAGA AL 10 25	IODIO	
	narate the h012L10	12P10 dw totatone	g14L8 HA na begoieve14P81 MMI mosend IA .shoronut auonav
	16L6	16P6 angoing suchs	standard JEDEC Itie from PDS white 981 n be download 1811
	20P2	20L2	20C1
	20L8,10	20X4,8,10	20R4,6,8 dointer apparent ROTAJUMIC a al utdaliava pelA
	20RA1 TUMP 6	20S1	20P8E 20RS4,8,10
	ROTALUMIZ en Inc		
MegaPAL:			version, check with your local FAE for ourrant availability.)
	32R16 64R32		

NOTE: PALASM2 software does NOT support 16A4 and 16X4 PAL devices.

#### Functional differences from PALASM1 software

PALASM2 software is implemented quite differently than PALASM1 software. It is composed of several interacting programs coupled by disk files. The menu system (currently IBM-PC only) attempts to mask this somewhat, but floppy based files slow interaction. RAM or hard disks are prefered for production use. The principle benefit of the reorganization is the freedom from fixed limits within the design file.

As mentioned, in the feature section, the syntax of PALASM2 software is significantly different from PALASM1 software. It allows description of asynchronous devices like the 20RA1 and devices of much higher complexity, like the MegaPAL devices. The syntax will be enhanced to include description capability for state machines and bus oriented logic elements.

The logic simulator is a true event driven simulator, modeling both synchronous and asynchronous events accurately. Cross-coupled logic functions, asynchronous set and reset terms, and tri-state devices are all simulated correctly. The user need not be initially concerned with predicting all device outputs each timing cycle the simulator may be operated as a logic analyzer, capturing and displaying output behavior. Once the design is understood, specific output values may be sampled selectively, instead of viewing each output cycle.

PALASM2 software also omits several features provided within PALASM1 software. They are fault coverage prediction for test vectors, documentation command, device signal/pinout display, support of security fuse and printing of logic equations for each product term in fuse plot. Some of these represent a change in philosophy, others will be provide in later versions of the program.

#### PALASHE SOUTHER FLOW CONT

#### (ay Features:

-Simulates and veniles the logic banavior

-Ganarates PAL device ruse patterns in JEUED tormati.

--Reports errors in syntax, assembly and simulation,

-New structured logic description syntax madels arore complex PAL devices and permits compaction of logic descriptions.

—String substitution atlows concise mnemoral names for long trequently used logic expressions —Powerful junctional simulator accurately models asynchronous and mixed PAL accinitectures.

a light days and be beneficial to the state of a state of the state of the state of the state of the state of the

wa mare filler to ve open "seathingened near frightingen to affecting least uffill permiting-

# Structure of PAL Device Design Specifications?

This section gives an overview of the PAL device Design Specification (PDS). It explains the three sections of the PDS with regard to the layout of each section, the information to be provided in each section, and what function it serves in the design process. The detailed syntax and contents of each section will be discussed in the succeeding sections. Examples will be used to illustrate correct syntax along with common misconceptions.

tescribed may be there all beyond t tength of any le	Customer Profile Information    Pin list Information		y be inserted fre ise all items are control characte	Commania ma lower or upper or are ignored. Alf o		
ien a lo bin 2 (1)	Functional Description is smanning another el noict a) analot 001 el noits per algoi no memetate —Reserved Words —Basic Operation					
	String Substitution Combinatorial Equations Registered Equations Equations for special functions. Boolean operators		- Geoleration seu -Customer Prol -Pin list Informs			
3 :	Simulation Description —Simulation Directives —Structured Control Constructs	LE TERU				
	900-ABC1234 Imilyaz Bengal Manolihio Memories Inc. Dec. 5, 1984	VISION THOR MPANY TE	HE AU CO DA	Custor <del>ner</del> Profile		
	example-only 20RS10					
	MI ON MINI JONI ON ON ON A 100 1100					
	mai data dasign> antification> lentification> name> name> bation>	: optic  >title of the <pation id<br=""><pation id<br=""><oonpars <onpary </onpary o of or</oonpars </pation></pation>	Keyword TITLE PATTERN REVISION AUTHOR COMPANY DATE			
	NOTE: https://www.com/articles.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter.inter	coar in the tornet devo words it will be retained ywords are conflict you				
	ling spaces, labe and undomounte. Only the first 2 charact o not use my of these special characteres	bularti biat onemuneritati O balaningi ere trasarti t	bh litem can be any a additional character			

5

Monolithic III Memories

This section is used to record information about the customer necessary for documentation and future reference the type of PAL device used, the signal names given to each pin of the device, and some predefined states and strings to be used in the design. This section must come before all the other sections of the PDS. Any signal name that is going to be used in the equations has to be declared first in this section. There is a customer profile information section for documentation and future reference purposes.

Comments may be inserted freely, and begin with a semi-colon character—";". Any of the items described may be in lower or upper case all items are case-folded before processing. Line length maximum is 13 characters all beyond that are ignored. All control characters (including tabs) are treated as a single space. The maximum length of any legal statement or logic equation is 100 tokens (a token is either a pin name, a simulation command, a keyword or a logical operator).

The declaration section has two parts. They are:

- -Customer Profile Information. -Pin list information.
- Example

	TITLE PATTERN	This is an example to illustrate the syntax ABC1234—MMI
Customer	REVISION	000-ABC1234
Profile	AUTHOR	Imtiyaz Bengali
	COMPANY	Monolithic Memories Inc.
	DATE	Dec. 5, 1984
	CHIP	example—only 20RS10
Pin		
List	CLK ONE /OE	/TWO THREE SET RESET NC NC NC WRITE READ GND OUT1 OUT2 NC NC NC /ACK /MMI NC NC MEMADR VCC

# **Customer Profile Information SYNTAX**

keyword	: optional data
TITLE	<title design="" of="" the=""></title>
PATTERN	<pattern identification=""></pattern>
REVISION	<revision identification=""></revision>
AUTHOR	<designer's name=""></designer's>
COMPANY	<company name=""></company>
DATE	<date creation="" of=""></date>

#### NOTE:

—The keywords should appear in the format described in the table above one to a line. You may put optional data on the lines following the keywords it will be retained to annotate your fuseplot and simulation files. Warning messages will be generated if the keywords are omitted you may still generate fuseplot and simulation results.

-Each item can be any alphanumeric text including spaces, tabs and underscores. Only the first 2 characters are used additional characters present are ignored. Do not use any of these special characters:

#### !@#\$%^&\*()-=+{}[]":;"<>?,.

Monolithic III Memories

(The software does not specifically check for usage of these characters within these lines.)

CHIP <chip name> <PAL type> <pin list>

CHIP is the keyword which is neccessary to start the pin list information.

#### chip name

<chip name> can be any alphanumeric word (except a reserved word or a PAL type) and is a required identifier. It should follow the same conventions for syntax as a pin name.

The <chip name> name has to be provided before the <PAL type> field is specified.

#### PAL type

<PAL type> is the part number of any supported PAL device manufactured by MMI.

All PAL devices with different speed/power options are given the same generic name.

For example PAL16R8, PAL16R8A, PAL16R8A2, PAL16R8A4, and PAL16R8B all have the same generic name PAL16R8.

#### **Pin list**

#### 2 A = 17.10.000

<pin list> is a list of signal names to be assigned to the pins of the device.

5

The length of signal names cannot exceed 14 characters. At least one of these characters must be a letter the remainder may be letters, numbers, or underscores.

For example: 1, 2, 3, ... is an illegal pin list, but p1, p2, p3, ... or 1p, 2p, 3p, ... are legal pin lists.

The signal can be specified as active-low or active-high. Active low signals are preceded by (/A is an active-low signal).

Signal names are separated by spaces or commas.

Special pins of the device (like the power and ground pins) are assigned special names. The power pin is assigned VCC and the ground pin is assigned GND. These names should come at the appropriate places in the pin list. For example in PAL20R pin number 2 is VCC and pin number 1 is GND. If any pin is not used, it must be specified as NC (noconnect).

Pins are listed in the order expected for DIP (dual inline package), reguardless of whether the user is planning to eventually program DIP, LCC or Chip Carrier devices. Any pin reording for other packages must be done by the programmer or other special fixture. The PAL64R3 device pinout is specified for 84 pin package.

#### Symbols not to be used in defining signal names in pin list:

ANY NON ALPHA NUMERIC CHARACTERS !@#\$%^&\*()-=+{[]":;"<>?,. (/ can be used for active low signals )

Only numbers, letters and the underscore character may be used to create a pin name. Do not use reserved words or PAL device types as signal name.

This operator is used when OKing two or more product terms and/of signals. For example, A means "A OR (NOT C)"

This operator is used whan EXCLUSIVE-OPing two or more product terms and/or signals. For example: A :+ I: E means 'A EXCLUSIVE-OR E"

With these basic logical operators, one can write logic equations for almost any application. The most useful form of the equations will be in the sum-of-products form it is the only currently supported form. This logic expansion and simplification will be supported in future versions of the PALASM software system. The following soctions will illustrate the use of all these operators, except for the XOR. Coarator precedence is in the order listed (\*, +, +, +)



# **Section 2: Functional Description**

All the implementation details of an application are given in this part of the PDS using boolean equations. The information provided in this section is used to generate the locations of the fuses to be blown during programming of the part. Depending on the type of outputs, one can use a combinatorial equation identified by '= or a registered equation identified by ':='. Also many outputs, such as the PAL20RA10, have special programmable functions associated with them functional equations can be used with these. The following lists different ways of specifying a function:

# SYNTAX

EQUATIONS ; keyword marking the begining of ; functional description.	
<pre><signal> := Function (<signal>, <operator>) <signal>.<sfunc> = Function (<signal>,<operator>)</operator></signal></sfunc></signal></operator></signal></signal></pre>	
<pre>signal&gt; is the name of a pin from the pin list</pre>	

<operator> /, \*, +, :+:
<sfunc> is a special function associated with the output signal.

Certain PAL devices such as the PAL20RA1 have programmable functions for registers the Clock function (CLKF), the Set function (SETF), the Reset function (RSTF) and the Tristate function (TRST). These functions are represented by special equations using the keyword of the special function to suffex the signal name, for example:

### out.CLKF = A \* B

This means that product term A B controls the Clock function of the output OUT.

The length of signal names connot see the constraints. At least one of these densities series length to right of the series are the second to the second to

TITLE	PATTERN	REVISION	AUTHOP	R COMPAN	NY DATE			For example: 1
CHIP	EQUATIONS	SIMULATI	ON STF	RING DO				
SETF	RSTF CL	KF TRST	PRLD	CLOCKF	GENERATE	WHILE	FOR	I IEn lancia adT
THEN	ELSE BE	EGIN END	VCC	GND NC			the second second	

Note: All PAL types are also reserved words.

Basic Operators drewed edt. John has been and ground plant are assigned special names. The power plant of the second plant of

The basic operators are defined to perform INVERT, AND, OR, and EXCLUSIVE-OR operations. These basic operators can be used to describe any logic function on the right side of the equation.

—INVERT operator This operation is used whenever a signal has to be inverted. It preceeds the signal to be inverted. For example: /A means "not a"

-AND operator

This op

+

This operation is used when ANDing two or more boolean variables. The operation of ANDing of all the signals result in a product term. For example A /B C means "A AND (NOT B) AND C"

- —OR operator This operator is used when ORing two or more product terms and/or signals. For example: A + /C means "A OR (NOT C)"
- :+: -EXCLUSIVE-OR operator

This operator is used when EXCLUSIVE-ORing two or more product terms and/or signals. For example: A :+: E means "A EXCLUSIVE-OR E"

With these basic logical operators, one can write logic equations for almost any application. The most useful form of the equations will be in the sum-of-products form it is the only currently supported form. True logic expansion and simplification will be supported in future versions of the PALASM software system. The following sections will illustrate the use of all these operators, except for the XOR. Operator precedence is in the order listed /\*, +, :+

Monolithic

# Syntax PALASM2 Software

#### String Substitution

nolitsup3 ishotsnidmo:

In many applications it is possible that a certain expression or part of it is repeated many times. To eliminate repetition of typing the same text again, one can declare that text with a shorter word using string substitution. Then instead of the full text one can use the word used to identify the text. String substitution is textual replacement and the compiler does not try to find any logical meaning to it. Hence the user should be very specific in what he wants to substitute.

STRING <string name> '<text to be substituted> mail mabile < = == <langla>. <langla>.

STRING is a keyword and every string substitution should start with the key word STRING.

<string name> is any user defined name of up to I alphanumeric characters. The name has to be unique. This means that the name should not be a reserved word, one of signal names defined in the pin list, or one of the string names used elsewhere.

<text to be substituted> is any legal expression and should be specified within single quotes. The length of the text to be substituted is not limited to one line it may be made up of several lines. There is no fixed length to any single string memory is allocated as necessary to store each. Each part of it must follow the syntax rules of the pin name identifiers and be delimited by blanks or tabs.

The compiler does one to one substitution of the string name with the text to be substituted. It does not try to find the meaning of an expression after substitution.

Currently a maximum of 2 unique strings may be used within any design file.

Ex. 1:	STRING LOAD	,	LD * /CIN '
	STRING CARRY	,	/LD * /SET * /SET * CUP
	STRING INPUT	ats the	A1 + /A2 + A3 '

One can also use previously defined string names in the string declaration. For example

STRING OUTPUT I/o'LOAD \* CARRY' I beliese ted not beneve visiting and V bris W studies and

The user has to be very careful when using substitution for the final meaning. For example consider Ex I.

If in the equation section there is an occurrence of INPUT then an expression like /AI /A A will result after substitution and not /(AI /A A3) as the user most probably would expect. If the later meaning is what the user wants, the string definition should be:

STRING INPUT ' (A1 + /A2 + A3) '

(This logic expansion is currently not supported in PALASM2)

<pre>cproduct term&gt; ===&gt;&gt; &lt; signal&gt; *. <signal> * _ <signal> ===&gt;&gt;</signal></signal></pre>
Once again I want to stress that the user has to be careful of the logical correctness of the final expression after substitution.
Each substitution string should be separated from other characters by at least one blank or tab wherever they are used. For example
The clock to the register is the special clock pin depending on the PAL type, (example PAL 16R has pin t clock pin), or the clock is generated by a special product form described in a CLICP functional equal ton or
A1 :=LOAD* /A3 + A1 All substitution strings must be declared after the pin list and before the functional description.
Comments are NOT allowed within the single quotes defining the string.



This section will discuss the syntax or combinational organism.

output = cyroduct term> + cyroduct term> +...
cyroduct term> == =>> <signal> \*...
<signal> \*. <signal> == =>> /identifier identifier.
identifier == =>> declared pin name

The combinatorial equation is identified by the operator '='. The signal on the left side of the '= sign is the output for which the equation is described. This output signal can be active-high (output) or active-low (/output).

For PAL devices with programmable polarity, the polarity fuse is blown or left intact according to the polarities given to the left side of the equation and those used in the pin list when they are the same, the fuse is blown when they differ the fuse is left intact. For example:

CHIP POLARITY—EXAMPLE PAL16P8 A B C D /E /F nc nc nc GND to suitable d bins Y /Z W /V NC NC NC NC NC VCC

EQUATIONS Y = A \* B + /C \* D

/Z = E \* F + /F \* /E maximum of 2 unique strings may be used within any design of 2 unique strings may be used within any design of 2 unique strings may be used within any design of 2 unique strings may be used within a string string string strings may be used within a string st

In this example, equations for outputs for Y and Z have the same polarity as they are described in the pin list. In programmable-polarity parts (PAL16P8), the polarity fuse is blown. If this is an active-low part (PAL16L8), then it is an error.

The outputs W and V have polarity reversed from that specified in the pin list. The polarity fuse is left intact.

The programmable-polarity feature allows the user to describe the function in either active-low or active-high state. The user does not have to transform the function using De Morgan's theorem.

Registered Equation I ladw a grid sem table of II began bluew (Idedong Jaom Year of the (SA AVIA)) for brack

This section will discuss the syntax of registered equations. These equations are described for outputs with a a register. For example: Each output of PAL16R8 is a registered output.

output := <product term> + <produc term> + ... <product term> ===>> <signal> \*... <signal> \* . <signal> ===>> /identifier identifier.

The registered equation is identified by the operator ':='.

The signal on the left side of the ':= sign is the output for which the equation is described.

The clock to the register is the special clock pin depending on the PAL type, (example PAL16R has pin number as the clock pin), or the clock is generated by a special product term described in a CLKF functional equation on the 20RA10.

The transition at the output of the register takes place on the rising edge of the clock.

This output signal can be active-high (output) or active-low (/output).

For programmable polarity parts, the polarity fuse is blown or left intact according to the polarity given to the left side of the equation and that used in the pin list when they are the same, the fuse is blown, when they differ the fuse is left intact. For example:

```
CHIP POLARITY—EXAMPLE PAL16RP8
CLK A B C D /E /F nc nc GND
Y /Z W /V NC NC NC NC NC VCC
```

EQUATIONS

 $\label{eq:Y} Y = A * B + /C * D_{anticipation of the band to high DO = B * G + A = TUO \\ /Z = E * F + /F * /E \\ DUO on $W = E = 20 \text{ of another of the band to high of the base shall like TOJ9X manyons and base shall not the V = /f \\ V = /f \end{cases}$ 

In this example, equations for outputs for Y and Z have the same polarity as they are specified in the pin list. In programmable polarity parts (like PAL16RP8), the polarity fuse is blown. If this is an active low part (PAL16R8), then this is an error.

The outputs W and V have polarity reversed from that specified in the pin list. The polarity fuse is left intact.

The programmable polarity feature allows the user to describe the function in either active-low or active-high state. The user does not have to transform the function using De Morgan's theorem.

## **Functional Equations**

Th

In some PAL devices, the outputs have special functions which are controlled by a programmable product term. For example in PAL16L8, the tri-state function is controlled by a product term.

In the PAL20RA1 device, every registered output has four programmable functions, which are:

- 1) programmable clock function
- 2) programmable set function
- 3) programmable reset
- 4) programmable tri-state

In order to describe the functions to be implemented in the PAL device, functional equations are used. Order of appearance in a PAL device design specification is not significant for functional equations. These functional equations have the following syntax.

output.sfunc = <product term>

The left side of the equation identifies the function for the output defined by the right side of the equation. The following keywords are to be used to identify the functions:

	TRST	for programmable tri-state function.	
ne follo	owing default	conditions apply:	
	CLKF	-the default condition is that all the fuses are left intact i.e. it is connected to GND.	
	SETF	—If the output is defined as combinatorial, default value is VCC. If the output is defined as registered, default value is GND.	
	RSTF	—If the output is defined as combinatorial, the default value is VCC. If the output is defined as registered, the default value is GND.	
	TRST	-The default value is VCC.	

5-11

Here are some details of these functions and their default conditions.

# **Default for SETF and RSTF**

In PAL20RA10, it is always possible to bypass the register by having the SET and RESET product terms high. There are two ways of doing this. One way is to be explicit as follows:

OUT := A + /B + D \* E; Output defined as registered OUT.SETF = VCC OUT.RSTF = VCC OUT.CLKF = GND The other way is to be implicit as follows:

OUT = A + /B + D \* E ; Output defined as combinatorial

In the implicit case, the program XPLOT will take care of the default conditions for SETF, RSTF and CLKF

### Default for registered output

In some cases, the user might not want to use the SET and RESET functions. Again, he can be explicit as follows:

OUT := A + /B OUT.SETF = GND OUT.RSTF = GND OUT.CLKF = CLK

or he can be implicit as follows:  $\label{eq:out_star} \begin{array}{l} \text{OUT} := \text{A} + /\text{B} \\ \\ \text{OUT.CLKF} = \text{CLK} \end{array}$ 

The program XPLOT will take care of the default conditions and program the appropriate fuses.

#### Default for TRST

The default for the tri-state function is VCC. This can be specified explicitly as follows:

```
OUT := A + B
OUT.CLKF = CLK
OUT.TRST = VCC.
```

or implicity by not specifying the tri-state function, the XPLOT program will blow all the fuses.

#### Default for CLKF

If the clock function is not defined, all the fuses are left intact.

If the output is defined as a registered output, the CLKF MUST BE DEFINED. Otherwise, XPLOT will give an error. You can define it as GND if you do not want to use it but it must be defined.

If the output is defined as combinatorial, then it is redundant to define the CLKF. XPLOT will give an error if it is defined.

#### Polarity

The user must remember that the polarity fuse is located in front of the register and hence effects the inversion of the data path. The data path is the output of the OR gate through polarity fuse and into the register. It does not effect the set or reset function of the output.

If no output equation is defined, the polarity fuse is left intact.

TF — If the output is defined as combinated at, the default value is VCC If the output is defined as registered, the default value is GND.

Monolithic

# **Section 3: Simulation**

reivisy@ xisiny@ notiationi@

Simulation is a very important part of any design cycle. After the user has defined the logic in terms of equations, it is neccessary to be able to verify that the equations do implement the required function. The basic feature of any simulation is the ability to give a set of inputs to the design and be able to check the outputs for correctness. This ability to give values to inputs and observe the outputs is crucial to any simulation language.

Logic Simulation can be described using the base of the best body is not been not slumie and

-SETF, CLOCKF, TRACE-ON, TRACE-OFF, and CHECK commands.

-FOR loop to iterate a set of commands a fixed number of times.

—WHILE <condition> DO loop also to iterate a set of commands till the condition is false.

-IF <condition> THEN ELSE for conditional branching.

PALASM2 software has an 'Event Driven Simulator supporting all the different PAL device architectures, both asynchronous and synchronous. The program is so designed that internal events generated by asynchronous/synchronous feedbacks and external events generated by the user are simulated in a very realistic way. Oscillatory conditions are also detected and reported to the user. Conflict in the expected and the actual value of any signal is an error which is detected by the simulator and reported to the user. The simulation continues from that point using the actual value of the signal.

The PALASM2 software language has simulation commands which are 'English like words thereby making the simulation specification very natural to read and understand. There are facilities for iterative looping, conditional branching, setting of signals, checking of signal values, and selective observation of signals. All these commands will be explained in the following paragraphs.

All the simulation results are stored in two files, a history file (<filename>.HST) and a trace file (<filename>.TRF). The history file has the values of all the signals from the start of simulation to the end. The trace file has the values of the signals mentioned in the TRACE—ON statement and only up to the next TRACE—OFF statement.

The simulation results are organized in a horizontal format resembling a timing diagram. Each page contains 4 vectors. a maximum of 51 vectors are allowed with this release of the simulator. Corresponding to each SETF and CLOCKF statement in the simulation a 'g or 'c appears on the horizontal axis in the result files. A CLOCKF statement causes the clock to go L to H to L. The 'c appears over the final L. This helps the user to identify the vector corresponding to SETF or CLOCKF statement.

SETE statemen

5-13

. SETF <signal list> Ex. SETF A /OE B /RESET /00 D1 D

The signal is set high (H) if it is not precaded by otherwise I is set low (L). In the above example A B D and D are all set to L to H and OE, RESET, and O are all set to L.

The signal should only be set if a change is wanted from the previous value. The simulator always remembers the last value of all the signals. At the start of simulation all signals are assumed to have don't care value (X).

Every time a SETF statement is executed, a vector is generated and all the equations that are effected are evaluated. Any internally generated events are also detected and evaluated. Depending upon the activity, many more vectors (an be generated by a single SETF statement because of feedbades and exprehencines events. The simulator continues this dil the system stabilizes, that is, until there are no more changes in the output signals or no events are generated. If the system fails to stabilize effect i florations, that is no solitatory condition is derived and the simulation halls.

Monolithic

The basic philosophy of the simulation language is to make it easy for the designer to describe the function in a natural way so that it is easy to comprehend the behavior of the design from the simulation specification. PALASM simulation language is divided into two sections Directives and Structured Control. The simulation directives provide commands to establish circuit inputs, clock waveforms, check for circuit outputs and capture time response waveforms as desired by the user.

The simulation section is introduced by the keyword SIMULATION.

Simulation Directives-Syntax: and the MOLHO base and HOL-BOART MOL-BOART 300010 4138-

SETF	<signal list=""> people abreament to leave a state of good ROR-</signal>
CLOCKF	<clock signals=""></clock>
CHECK	signal list> and at only dool OG < achieved all the
TRACE-ON	<signal list=""></signal>
TRACE-OFF	
	SETF CLOCKF CHECK TRACE—ON TRACE—OFF

Structured Control constructs-Syntax:

FOR I:= <lower limit=""> TO <up BEGIN <statemen< th=""><th>oper limit&gt; DO ts&gt; END</th><th></th></statemen<></up </lower>	oper limit> DO ts> END	
WHILE <condition> DO BEGIN <statemen< td=""><td>ts&gt; END</td><td></td></statemen<></condition>	ts> END	

IF <condition< th=""><th>n&gt; THEN</th><th></th><th></th></condition<>	n> THEN		
BEGIN	<statements></statements>	END	
CON ELSE alectrica to			
BEGIN	<statements></statements>	END	

The structured control constructs are used to build up sequences of operations that repeat or are modified as a result of particular logic values or conditions. They provide the basic looping and decision branching of structured high-level programming languages. <condition> is a boolean expression or a mathematical equality. The condition is true if the boolean expression is asserted or the mathematical equality is satisfied.

# Details of the Simulation Syntax: detail div bendle and another 18 to multike a storage

Each of the individual statements will be described, along with some related items necessary for their proper usage.

#### **SETF statement**

SETF <signal list> Ex. SETF A /OE B /RESET /D0 D1 D2

The signal is set high (H) if it is not preceded by otherwise it is set low (L). In the above example A B D and D are all set to H and OE, RESET, and D are all set to L.

The signal should only be set if a change is wanted from the previous value. The simulator always remembers the last value of all the signals. At the start of simulation all signals are assumed to have don't care value (X).

Every time a SETF statement is executed, a vector is generated and all the equations that are effected are evaluated. Any internally generated events are also detected and evaluated. Depending upon the activity, many more vectors can be generated by a single SETF statement because of feedbacks and asynchronous events. The simulator continues this till the system stabilizes, that is, until there are no more changes in the output signals or no events are generated. If the system fails to stabilise after 1 iterations, then an oscillatory condition is detected and the simulation halts.

#### **CLOCKF** statement

FOR loop

CLOCKF <list of clock signals> Ex. CLOCKF CLK1 CLK2

KF CLK1 CLK2 MiD39 <almmeteta>

The CLOCKF statement has the list of clock signals (dedicated clock pins) to which a clock pulse is to be applied. Only the clock pins of the device can be used in the CLOCKF statement, any other pin is an illegal signal for CLOCKF statement.

Each CLOCKF statement corresponds to a pulse going from low to high to low. Thus two vectors are generated in the proccess and during the positive edge transition, the new value of the registers which are clocked is transferred to the output. No action takes place for the registers that are not clocked.

At every CLOCKF statement, internally generated events and asynchronous events are detected and if present, more vectors are generated. The operation of CLOCKF is similair to that of SETF statement except that it goes through a pulse rather than a level.

CHECK statement ad block sould be less than or equal to the upper limit. All the limit values should be less than or equal to the upper limit. All the limit values should be less than or equal to the upper limit.

EX. CHECK Q /Q /Q

CHECK <signal list>

RUB MBRT R

This is a facility provided to the user to keep track of the simulation results. The signals in the check statement are the output signals which the user wants to check. In the above example, the user wants to check if Q is high and Q and Q are low. Again a signal without is to be checked high and the signal with is to be checked for low.

Whenever a CHECK statement is executed, the simulator compares the actual value and the expected value of a particular signal. If they are equal then no action is taken. Otherwise, an error is reported and the simulator continues assuming the actual value. The error is reported by . in the vector at the place of the error and also the vector number. The history and trace files will contain the . at the particular location.

This is a powerful statement that should be used at important points in your simulation for debugging your design.

TRACE\_ON statement IS off connectio betrooxe of eauph MSHT off out of <not/bnoo> off if eauph S2LB on

TRACE—ON <signal list> Ex. TRACE—ON /OE SET RESET D0 D1 D2 D3 /Q0 /Q1 /Q2

This statement contains the list of signals which have to be listed in the trace file. The signals will be listed in the same order and with the same polarity as present in the TRACE—ON statement. This list of signals will be active until the next TRACE—OFF statement or untill the end of the simulation specification. New signals can be traced on after the TRACE—OFF statement.

This statement helps the user to group the signals more naturally for debugging purposes. For example, all control signals can be grouped together, then all the data signals can be grouped together, and then all the output signals can be grouped together. This makes the observation of the results in the trace file very easy.

**TRACE**—OFF statement

TRACE-OFF

This statement traces off all the signals mentioned in the latest TRACE—ON statement. After this statement, no more results are added to the trace file until the next TRACE—ON statement is executed. Thus all the results between the current TRACE—OFF statement and the next TRACE—ON statement are not displayed in the trace file.

This feature helps to break up the results in different time frames which are critical for debugging purposes, rather than having unwanted results. It should be remembered that the history file contains all the information from the start of the simulation to the end of simulation. The signals are in the same order and of the same polarity as mentioned in the pin list of the CHIP statement.
### Syntax PALASM2 Software

FOR loop	
FOR <index var=""> := <lower limit=""> BEGIN</lower></index>	CO <upper limit=""> DO</upper>
<statements></statements>	
look pins) to which a glock pulse is to be applied. Only	
nent, any other pin is an <b>DNA</b> U signal for CLOCKF	the dook pins of the device can be used in the OLOCKF states
Ex. FOR J = 3 to 8 DO BEGIN	
SETF A /B CLOCKF clk	
IF J= 5 THEN BEGIN CHECK	Each CLOCKF statement corresponds to a pulse goin <b>DNB 00</b> .
ELSE BEGIN CHECK /Q0 ENI	process and during the positive edge transition, the new value C
END	output. No action takes place for the registers that are not clocks
The EOD loop provides a repetitive execution	of etatemente which is your noworful Many statements can be

embedded in a FOR loop even another FOR statement with a different indexing variable. Using this statement one can generate many vectors by just increasing the limits of the for loop.

The <lower limit> should be less than or equal to the upper limit. All the limit values should be greater than or equal to zero. You can not use negative values for the limits. The loop is not executed if the conditions expressed in the limits are equal.

#### **IF THEN ELSE**

EX. CHECK Q /Q /Q. Itals is a facility provided to the user to:

IF <cond> THEN or</cond>	IF >cond< THEN
BEGIN	BEGIN
<statements></statements>	<statements></statements>
END	END
ELSE	s sub-concerno a consistence of participation of the second of the second
BEGIN	
<statements></statements>	becaming and assam venue. The coronal spondou by , in the vector at the place
END	There are an an and the set of the set of a set of the

There are two variations of this statement. In the first usage, there is an ELSE clause and in the second usage there is no ELSE clause. If the <condition> is true the THEN clause is executed otherwise the ELSE clause is executed. If there is no ELSE clause, then the simulation executes the next statement after the IF statement. Condition expressions can not contain nested parenthesis.

The <condition> can be any mathematical equality; (=, >, <, >=, <=, <>), for example:

order and with the same polarity as present in the TRACE—ON statement. This list of signals will be active and the na TRACE—ORF statement or unfail the end of the simulation specification. New signals can NHT (2>1) All after the TRACE—OFF statement.

The <condition> also be any boolean expression, for example:

This statement helps the user to group the signals more naturally for dobugging THEN (RLY \* /CLR) I Financial optimation of the care signals can be grouped together.

In the first example the condition of I less than is checked and in the second example the expression (DRDY /CLR) is evaluated and if it is true then the condition is true.

#### WHILE loop:

AUTO-SOMALI

WHILE <condition> DO BEGIN <statements>

This statement traces off all the signals manifored in the latest results are added to the trace file until the next TRACE-ON **CIA** 

The WHILE loop provides a repetetive execution of statements which may be controled by evaluation of logic conditions present within the PAL device. Many statements can be embedded in a WHILE loop including even other looping constructs. The WHILE loop is used to itterate a set of commands until the condition is false.

The <condition> can be any boolean expression of logic signals.

Contents Section 6

	PLE" Circuit Introduction
	An Introduction to Programmable Logic



# **Contents Section 6**

	PLE <sup>**</sup> Circuit Introduction	-1 -2 -3
Galfia		
CHANNE W	A SAMANA AND AND AND AND AND AND AND AND AND	
	PLE" Circuit Introduc	
(E)	and the second s	
	artight publications is a second	

An Introduction to Programmable Logic Elements

# An Introduction to Programmable Logic Elements

A logic function, whether combinatorial or sequential, may be represented in Sum of Product (SOP) form by using De Morgan's law and Boolean Algebra. Any complex multi-level logic function can easily be reduced to a two-level AND-OR configuration. This property of logic functions lends a very regular character, making it possible to implement them in a structured methodical way. The uniform AND-OR array-like architecture of Programmable Logic Devices was conceived for a clean and efficient implementation of these functions, as shown in Figure 1.

Either or both of the arrays can be programmable, constituting three distinct families of devices as shown in Figure 2.



#### **PLE Device Architecture**

The array like structure of a PROM lends itself naturally to being viewed as a two-level AND-OR logic circuit. The inputs to the PROM are fully decoded into all possible combinations in the fixed AND plane. Each combination (product term) is fuse connected to each output in the programmable OR plane.

For a PLE device, a product term is equivalent to an AND gate equal in size to the number of inputs. Each output is equivalent to an OR gate connected to all the AND gates. Programming a fuse

Either or both of the arrays can be programmable, constitution three distinct families of devices as shown in Figure 2.

then implies breaking a connection between an AND gate and OR gate.

Thus a PROM has a convenient structure for implementing combinatorial logic when a large number of input combinations are required, or a large number of product terms per output is desired. Registered PROMs are ideally suited for implementing complex sequential machines which contain a large number of variables in the state equations.

property of logic functions lends a very regular character, making it possible to implement them in a structured methodical



#### Figure 3. General Block Diagram of a 2Kx8 PROM



Figure 4. Block Diagram of a PROM Viewed as a PLE Device

Monolithic

#### 6-4

### **An Introduction to Programmable Logic Elements**

In terms of a Karnaugh map, each minterm in the map corresponds to one product term in the PLE array. Two or more adjacent minterms cannot be be combined to generate a prime implicant, or eliminate a logic hazard. For example, the following Karnaugh map will generate the function f = ab + ab. The minimized function f = a as indicated by the dotted prime implicant can not be implemented. The PLE device does not contain a product term with fewer than all its inputs present.

hazards which may be unavoidable in asynchronous control systems. However these hazards are masked out in sychronous control systems by the registers, and are largely irrelevant in data path applications where only the final steady state results are looked at. Indeed, most applications of PLE devices are in synchronous control systems to replace random logic. In the data paths, they are used to generate complex functions like ALU operations, high-speed multiplication, Pseudo Random Number sequences, Error Detection codes, etc.



PLAs have the most general architecture with both arrays programmable. For N inputs, M outputs, and P product terms in a PLA, the AND array contains  $2 \times N \times P$  programmable crosspoint connections. All possible combinations of the inputs, taken together, or in groups, or even a single input, can have a product term in the AND array. The inputs not desired in a product term are disconnected, by removing the corresponding crosspoint connection. In field programmable PLAs, this corresponds to electrically blowing a fusible link connection. These PLAs also usually contain less product terms than the maximum possible  $2^n$ , to conserve chip area. outputs, but may be disconnected by blowing that fuse connection. This architecture is used for implementing logic functions with a large number of product terms of varying sizes, or a large number of product terms per output.

Comiconono.

Field-programmable PLAs are generally not very-high performance. They are slower in speed compared to PAL and PLE devices. A given signal must pass through two large programmable arrays, which increases the capacitance on the signal, and increases the delay. For most applications, a large number of crosspoints in one or another array are usually left intact, making the architectural flexibility redundant.



Monolithic III Memories

#### **PAL®** Architecture

PAL devices are the most useful and efficient of the fuse programmable logic family. First developed and patented by Monolithic Memories in 1976, the PAL devices have become well known for their friendliness in system configurations. The programmable AND array and fixed OR array eliminate most of the redundancies associated with PLAs. The PAL AND array is logically identical to a PLA AND array, with the only difference that PAL devices have fewer product terms. In the fixed OR array, each product term is connected to only one output or OR gate, which eliminates product term sharing of PLAs. The PAL device configuration has permitted several architectural innovations, making the PAL circuit family of devices extremely useful for implementing all kinds of logic functions. PAL device features include outputs with/without registers that are internally fed back to the AND array, special XOR gates in the OR array, arithmetic carry generate gates in the feedback path in the AND array, programmable I/O pins, and programmable output polarity. New generation PAL devices also have the feature of product term sharing where a product term can be attached to one of two adjacent sum terms.



-



As the PAL AND array is programmable, logic functions can be minimized and logic hazards removed, by combining adjacent minterms in a Karnaugh map. This group of minterms or implicants is implemented as a product term. Thus PAL device outputs can be designed to be glitch-free, and ideal for implementing control logic. Figure 10 illustrates the absence of hazards and race conditions in a PAL device. The limitation of PAL device is that they have a restricted number of product terms per output, and fewer product terms in general. Certain logic functions containing a large number of product terms would require a large number of PAL devices to implement them, which increases the propagation delay and the chip count. For these applications, PLE devices are ideal.

array, programmable VO pins, and programmable output polarity, New generation PAL devices also have the teature of product term sharing whore a product term can be attached to one of two adjacent sum terms. The redundancies associated with PLAs. The PAL AND array is logically identical to a PLA AND array, with the only difference that PAL devices have fewer product terms. In the lixed OR inney, each product term is connected to only one output or OR



· Fixed commonlion.

Figure 8. Structure of PAL Device

### An Introduction to Programmable Logic Elements

### **PLE and PAL Devices**

PLE devices bridge the gap between the flexibility of PLAs, and the product term restrictions in PAL devices. Those applications for which PAL devices are not suitable, PLE devices take over. Where a PAL device typically has a large number of inputs, and a small number of product terms, the PLE devices have a restricted number of inputs and a large number of product terms. Also, it has a large number of product terms per output with full product term sharing, whereas PAL devices have a restricted number of product terms per output with no product term sharing. Thus PAL and PLE devices complement each other both structurally and functionally.

#### **PLE Device Features**

- 2<sup>n</sup> product terms per output are available with n inputs each.
- Programmable output polarity.
- Programmable initialization in registered PLE devices.
- High-level functional specification of PLE systems in terms of logic equations.
- Input-to-output delays comparable to discrete logic gates (typically less than 15 ns).
- · PNP inputs provide high impedance.
- · Monolithic Memories' TiW fusible-link technology and advanced self-aligned washed-emitter bipolar process guarantees a programming yield greater than 98%.

# PLE Circuit Family

The PLE circuit family of devices is an extension of Monolithic Memories' TiW PROM family. The entire line of TiW PROMs including the Registered parts are available in PLE circuit configurations. High speed and diagnostic versions in military and commercial temperature ranges are available.



#### **CAD Tool for PLE Designs**

PLEASM software is a PLE Assembler written in FORTRAN 77 and available on most mini- and microcomputer systems. It enables specifying PLE Circuit data in terms of logic equations (like those in Figure 14), which are assembled into a fuse-pattern format compatible with commercially available PROM programmers. PLEASM software also generates a truth table from the logic equations which is later used as test vectors for logic simulation and verification. PLEASM allows complete design customization and documentation of PLE systems in a simple high-level functional language.



### Control Path Example enclose to visit studies and

A common application of PLE devices in the control path of a synchronous system, is to replace random logic, or customize logic functions. An n-input exclusive OR function is quite

commonly required in comparator and adder circuits. It contains  $2^{n-1}$  product terms, which increases exponentially with n. Therefore, it is very efficient to implement large XOR functions in PLE devices. Figure 11 shows the implementation of a 4-input XOR in a PLE circuit.



Figure 11. Four-Input XOR Function Implemented in a PLE Device. Maximum Delay is 15 nsec



6-10

### **Data Path Example**

In the data path, a registered PLE device can be used to implement complex functions, like a Pseudo Random Number (PRN) Generator. RPN sequences are useful in encoding and decoding of information in signal processing and communication systems. They are used for data encryption in secure communication links, and error detection and correction codes in data communication systems. PRN sequences are also utilized as test vectors for circuit simulation, as signal modulators in radar range-finding systems, and as reference white noise in many

signal processing applications. Figure 12 illustrates a typical mechanism for generating PRN sequences.

The advantage of using PLE devices for implementing PRN sequences is that any polynomial can be quickly customized in it. In data encryption systems where the code is frequently changed for protection from unauthorized access, PLE devices can be used to generate a new code each time, or several codes can be implemented in the same device. An example of a PRN generator implemented in a Registered PLE device is shown in Figure 13.





Reure 15, Black Disgram of 9-bit Paraltel CAC

#### Parallel CRC in Registered PLE Devices

Implementing a high-speed M-bit Parallel Cyclic Redundancy Check (CRC) code in a registered PLE circuit is almost trivial. Once the M-bit carry look-ahead equations are determined, PLEASM software is used to assemble these equations into a fuse pattern for the Registered PLE device.

The speed of operation of parallel CRC implemented in registered PLE devices will remain the same for any generator polynomial and M. Increasing complexity of the carry look-ahead equations only increases the number of devices required to implement them. It does not decrease the speed of operation. Data Path Example

To illustrate with a practical example, Figure 14 shows the 8-bit carry look-ahead equations for an 8-bit Parallel implementation of the following generator polynomial:

 $-G(X) = X^{16} + X^{12} + X^5 + 1$  b to be use year in a matrix

also called the CRC-CCITT standard. These equations are derived in Application Note AN-125, where an implementation in four PAL devices is also shown with a maximum delay of 90 nsec. Figure 16 shows an implementation in three 24-pin registered PLE devices and one SSI part. The maximum delay is 50 nsec.



Figure 15. Block Diagram of 8-bit Parallel CRC









sommall LLLS skillotiofA

# **Contents Section 7**

	PLE Circuit Specifications 7-1
	Tables of Contents for Section 7
	PLE Device to PROM Cross Reference
	Programmable Logic Element PLE Device Family
	PLE Device Selection Guide
	PLE Device Means Programmable Logic Element
	Registered PLE Devices
	PLEASM Software
	PLE Logic Symbols
	PLE Family Specifications
	PLE9R8 Specifications
	PLE10R8, 11RA8, 11RS8
	PLE Device Family Switching Test Load
	Definition of Waveforms
	Definition of Timing Diagram
	PLE Device Family Programming Instructions
	PLE Device Family Block Diagrams
	PLE5P8/A
and survey and the	PLE8P4
	PLE8P8
	PLE9P4
	PLE9P8
ations anothe	21123602 PLE10P4
	PLE10P8
	PLE11P4
	PLE11P8
	PLE12P4
	PLE12P8
	PLE9R8
	PLE10H8
	PLETIMA8
	PLETINGO
	PLE Device Programmer Reference Unaft

TEMPERATURE RANGE	PLE NUMBER	INPUTS	OUTPUTS	OUTPUT TYPE	ARRAY SIZE	PROM NUMBER
	PLE5P8C	5	8	Three-State	32x8	63S081
	PLE5P8AC	5	8	Three-State	32x8	63S081A
	PLE8P4C	8	4	Three-State	256x4	63S141A
0.014	PLE8P8C	8	L logic 8	Three-State	256x8	63S281A
	PLE9P4C	9	4 <sup>101</sup>	Three-State	512x4	63S241A
OFTIONAL PROCESSIN SHRP = Reliability	PLE9P8C	9 0 00	8 1000	Three-State	512x8	63S481A
Entrancial 8828 - Mil-Sid-863	PLE10P4C	10	4	Three-State	1024x4	63S441A
Commercial	PLE10P8C	10	8	Three-State	1024x8	63S881A
Level 8	PLE11P4C	R = Refriend	4	Three-State	2048×4	63S841A
N = Plasite dig NB = SKINNYSIP b	PLE11P8C	avanavi 11ea	8	Three-State	2048x8	63S1681A
J = Ceramic dip Js = SkileNYDIP o	PLE12P4C	12	4	Three-State	4096x4	63S1641A
<ul> <li>F = Flot Plack</li> <li>L = Londless chip</li> </ul>	PLE12P8C	12	8	Three-State	4096x8	63S3281A
<ul> <li>NL = Prostic hasted confige</li> </ul>	PLE9R8C	9	8	Register	512x8	63RA481A
- W = Cerper - TEMPERATURE RANGE	PLE10R8C	10	8	Register	1024x8	63RS881A
- C = 01C (b = 751C	PLE11RA8C	11	8	Register	2048×8	63RA1681
	PLE11RS8C	11	8	Register	2048x8	63RS1681
	PLE5P8M	5	8	Three-State	32x8	53S081
	PLE8P4M	8	4	Three-State	256x4	53S141A
(sa) 041	PLE8P8M	8	870970	Three-State	256x8	53S281A
A.P.199	PLE9P4M	9	4	Three-State	512x4	53S241A
	PLE9P8M	9	8	Three-State	512x8	53S481A
01	PLE10P4M	10	4	Three-State	1024x4	53S441A
Military	PLE10P8M	10	8	Three-State	1024x8	53S881A
	PLE11P4M	11	4	Three-State	2048x4	53S841A
00	PLE11P8M	11	8	Three-State	2048x8	53S1681A
80	PLE12P4M	12	4	Three-State	4096x4	53S1641A
35	PLE12P8M	12	8	Three-State	4096x4	53S3281A
35	PLE9R8M	9	8	Register	512x8	53RA481A
35	PLE10R8M	10	8 8	Register	1024x8	53RS881A
36	PLE11RA8M	11804	8	Register	2048x8	53RA1681
40	PLE11RS8M	11204	8	Register	2048x8	53RS1681
15	8	STR	8		8	PLEORS



7



Reliable TiW fuses guarantee >98% programming yield

NUMBER OF INPUTS		883B = Mil-Std-883
OUTPUT TYPE P = Non registered	0890/3.19	Method 5004 and 5005
R = Registered RA = Registered	BEITRAC	
asynchronous enable	PLETTPBC	NS = SKINNYDIP plastic J = Ceramic dip
RS = Registered synchronous	PLETERAC	JS = SKINNYDIP ceramic F = Flat Pack
enable	PUE12P86	L = Leadless chip carrier
NUMBER OF OUTPUTS-	PLEGRAC	NL = Plastic leaded chip carrier
Blank = Standard		W = Cerpak
A = Enhanced	DBR013 M	
		C = 0°C to + 75°C M = -55°C to + 125°C

### **PLE Device Selection Guide**

	PART NUMBER	OUTPUT	S PRODUCT TERMS	OUTPUT REGISTERS	t <sub>PD</sub> (ns) MAX*
	PLE5P8	5 8	32	New Yorker Y	25
	PLE5P8A	5 8	32	M 0 963,2 1	15
	PLE8P4	8 4	256	MAROLANY	30
	PLE8P8	8 8 8	256	Matorial	28
	PLE9P4	9 9 4	512	MISIUSUN	35
	PLE9P8	9 8	512	MSHTAJH	30
	PLE10P4	10 10 4	1024	PLETSPAM	35
1	PLE10P8	10 8	1024	PLE12P8M	35
	PLE11P4	BASPE 11 10 1009 4	2048	M8869.19	35
	PLE11P8	8 Regiment 11 1024x8	2048	PLETOR8M	35
	PLE12P4	8×8+03 12 12 4	4096	PLETTRARM	35
1	PLE12P8	8x6405 12 10 00F 8	4096	PLETIESBM	40
	PLE9R8	9 8	512	8	15
	PLE10R8	10 8	1024	8	15
	PLE11RA8	11 8	2048	8	15
	PLE11RS8	11 8	2048	8	15

\* Clock to output time for registered outputs.

Note: Commercial limits specified.

SKINNYDIP® is a registered trademark of Monolithic Memories.

Monolithi Memorie TWX: 910-338-2376

PLE™, PLEASM™ and IdeaLogic™ are trademarks of Monolithic Memories. 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374 7-4

### PLE Device Means Programmable Logic Element

Joining the world of IdeaLogic<sup>™</sup> is a new generation of highspeed PROMs which the designer can use as logic elements. The combination of PLE devices with PAL devices can greatly enhance system speed while providing almost unlimited design freedom.

Basically, a PLE circuit is ideal when a large number of product terms is required; on the other hand, a PAL circuit is best suited for situations when many inputs are needed.

The PLE circuit transfer function is the familiar OR of products. Like PAL circuits, a PLE circuit has a single array of fusible links. Unlike PAL circuits, PLE circuits have a programmable OR array driven by a fixed AND array (a PAL device is a programmed AND array driving a fixed OR array).

#### **PRODUCT TERMS AND INPUT LINES**

	PLE	PAL
Product Terms	32 to 4096	1 to 16
Input Lines	5 to 12	6 to 64

The PLE device family features common electrical parameters and programming algorithms, low-current PNP inputs, full Schottky clamping and three-state outputs.

The entire PLE device family is programmed on conventional PROM programmers with the appropriate personality cards and socket adapters.

### Registered PLE Devices

The registered PLE devices have on-chip "D" type registers, versatile output enable control through synchronous and asynchronous enable inputs and flexible start-up sequencing through programmable initialization.

Data is transferred into the output registers on the rising edge of the clock. Provided that the asynchronous  $(\overline{E})$  and synchronous  $(\overline{ES})$  enables are Low, the data will appear at the outputs. Prior to the positive clock edge, register data are not affected by changes in addressing or synchronous enable inputs.

Data control is made flexible with synchronous and asynchronous enable inputs. Outputs may be set to the high-impedance state at any time by setting  $\overline{E}$  to a High or if  $\overline{ES}$  is High when the rising clock edge occurs. When V<sub>CC</sub> power is first applied the synchronous enable flip-flop will be in the set condition causing the outputs to be in the high-impedance state.

A flexible initialization feature allows start-up and time-out sequencing with 1:16 programmable words to be loaded into the output registers. With the synchronous INITALIZE ( $\overline{IS}$ ) pin Low, one of the 16 initialize words, addressed through pins 5, 6, 7 and 8 will be set in the output registers independent of all other input pins. The unprogrammed state of IS words are Low, presenting a CLEAR with IS pin Low. With all IS column words (A3-A0) programmed to the same pattern, the IS function will be used as a single pin control. With all IS words programmed High a PRESET function is performed.

PLE9R8 has asynchronous PRESET and CLEAR functions. With the chip enabled, a Low on the  $\overline{PR}$  input will cause all outputs to be set to the High state. When the  $\overline{CLR}$  input is set Low the output registers are reset and all outputs will be set to the Low state. The  $\overline{PR}$  and  $\overline{CLR}$  functions are common to all output registers and independent of all other data input states.

1.1	AND	OR	OUTPUT OPTIONS
PLE	Fixed	Prog	TS, Registered Outputs, Fusible Polarity
FPLA	Prog	Prog	TS, OC, Fusible Polarity
FPGA	Prog	Prog	TS, OC, Fusible Polarity
FPLS	Prog	Prog	TS, Registered Feedback I/O
PAL	Prog	Fixed	TS, Registered Feedback I/O Fusible Polarity

QEKF

Monolithic [11] Memories

PLE Device Reans Programmable

arithmetic) into truth tables and formats compatible with PROM

programmers. A simulator is also provided to test a design using

PLEASM software may be requested through the Monolithic

a Function Table before actually programming the PLE chip.

Memories IdeaLogic Exchange.

### PLEASM Software

Software that makes programmable logic easy.

Monolithic Memories has developed a software tool to assist in designing and programming PROMs as PLE devices. This package called "PLEASM" software (PLE Assembler) is available for several computers including the VAX/VMS and IBM PC/DOS. PLEASM software converts design equations (Boolean and





7-7

**Logic Symbols** 

eledany& size.



7-8

### **Absolute Maximum Ratings**

	Operating	Programming
Supply voltage V <sub>CC</sub>	0.5 V to 7 V	
Input voltage	1.5 V to 7 V	
Off-state output voltage	0.5 V to 5.5 V	
Storage temperature	-65° to +150°C	

# **Operating Conditions**

SYMBOL	PARAMETER	04	CO				MILITARY		
V <sub>CC</sub>	Supply voltage	35	4.75	5	5.25	4.5	5	5.5	V
TA	Operating free-air temperature	40	0	25	75	-55	25	125	°C

### Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	Т	MIN TYP†	MAX	UNIT		
VII	Low-level input voltage	Guaranteed input	Guaranteed input logical low voltage for all inputs**			0.8	V
VIH	High-level input voltage	Guaranteed input	t logical high vo	logical high voltage for all inputs**			V
	CL.	10			-0.8	-1.5	
VIC	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18 mA	9R8,10R8,11RA/RS	g Charac	-1.2	V
IIL	Low-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.4 V		-0.02	-0.25	mA
Чн	High-level input current	V <sub>CC</sub> = MAX	VI = VCC			40	μΑ
340	EMAGLE/DISABLE TI	NON DELAY	PROPACA	Com	0.3	45	
VOL	Low-level output voltage	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 16 mA	11P8,12P8,9R8, 10R8,11RA/RS8,Mil	OA8 0.3	0.5	V
	20	65	Com IOH =	-3.2 mA	0890		
VOH	High-level output voltage	V <sub>CC</sub> = MIN	Mil IOH = -	-2 mA	2.4 2.9		V
1071	25	88	$V_{0} = 0.4 V$		0898	-40	
IOZH	Off-state output current	V <sub>CC</sub> = MAX	$V_{0} = 2.4 V$		9840	40	μA
los	Output short-circuit current*	V <sub>CC</sub> = 5 V	$V_{O} = 0 V$		-20 -50	-90	mA
00	35		5P8		90	125	
		8	5P8A		90	125	
		a	8PA		80	130	
		a	8P8		90	140	
		3	9P4		90	130	
		0	9P8		104	155	
		V <sub>CC</sub> = MAX	10P4	and a second and and and and and and and and and a	95	140	
ICC	Supply current	All inputs TTL;	10P8		92	170	mA
		all outputs open	11P4		110	150	
			11P8		135	185	
			12P4		130	175	
			12P8		150	190	
			9R8		130	180	
			10R8		130	180	
			11RA8		140	185	
			11RS8		140	185	

Vertical at 5.0 V V<sub>CC</sub> and 25° C T<sub>A</sub>.
 \* Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
 \*\* VIL and VIM limits are absolute with respect to the device ground pin(s) and include all overshoots due to test equipment noise.

Monolithic

	DEVICE TYP	0.5 V to 7 V 1.5 V to 7 V -0.5 V to 5.5 V <b>3</b> 65° to +150°C	t <sub>PD</sub> (n PROPAGATIO MAX	s) IN DELAY	t <sub>PZX</sub> AND t <sub>PXZ</sub> (n: INPUT TO OUTPU ENABLE/DISABLE T MAX	s) ov vloqu2 T shov luqu1 IME net spinote
	5P8M		35		30	<b>Operatin</b>
	8P4M	LARYORIAN	40		30	
TIMO	8P8M	XAM PRYT	40	RETER	30	208MAS
N.	9P4M	5 6,25	45		Supp 05 oltage	vcc
-0+	9P8M	25 75	40		Oper 08-og free-air temperetu	TA
	10P4M		50		30	deservice and
	10P8M		45	ver Operating Conv	o epiteriotorialics o	Electric
THAT	11P4M		мотранов таз 50	The second s	ABTEMARAG30	SYMBOL
-	11P8M	**etueni lle m	50	Guaranteed in	30	uV.
	12P4M	WW adversaria like and	50	Guaranteed in	30 do H	Lui V
	12P8M		50		35	

Switching Characteristics Over Military Operating Conditions

Absolute Maximum Ratings

Switching Characteristics Over Commercial Operating Conditions

Am Aq V	40	DEVICE TYP	E	PROPAG	PD (ns) ATION D MAX	DELAY	t <sub>PZX</sub> AND t <sub>PXZ</sub> (ns) INPUT TO OUTPUT ENABLE/DISABLE TIME MAX	HI
	0.5	5P8AC	IMASSANA	BFIOI	15		20	
		5P8C	An	Com Inu = -3.2	25		20	
V		8P4C		Am S- = Hol 1M	30	VCC = NI	20	HOV
	Ca-	8P8C		VAS=OV	28		25	1501
Au	Ch.	9P4C		VAS= AV	35	VCC = MA	manuo lugiuo e <sub>20</sub> 18-110	HISTON
Am	68-	9P8C		V 0 = oV	30	VasanV	manus flughts-fron 25 ofuQ	ant
	126	10P4C		598	35		25	
	125	10P8C		5P8A	35		25	
	130	11P4C		A98	35		25	
	OPT	11P8C		898	35		25	
	130	12P4C		9.04	35		25	
	165	12P8C		849	40		30	
	140	CB		1907	7	AM - 007		
		110						
		041						

Vertical et 5.0 V VgC and 25° C T A

COLORE STORE AND A REAL OF A REAL OF A REAL AND A REAL

Monolithic III Memories

# **Operating Conditions**

#### intotevely to nottinited

SYMBOL	PARAMETER	COMMERCIAL MIN TYP* MAX	MILITARY MIN TYP* MAX	UNIT
tw	Width of clock (High or Low)	20 10	20 10	ns
tprw	Width of preset or clear	20 10	20 10	ns
tclrw	(Low) to Output (High or Low)	ET V		
tprr	Recovery from preset or clear	20 11	25 11	ns
tclrr	(Low) to clock High	37 55		
t <sub>su</sub>	Setup time from input to clock	30 22	35 22	ns
t <sub>s</sub> (ES)	Setup time from ES to clock	10 7	15 7	ns
t <sub>h</sub>	Hold time from input to clock	0 -5	0 -5	ns
th (ES)	Hold time from ES to clock	5 -3	5 -3	ns

### Switching Characteristics Over Operating Conditions and using Standard Test Load

SYMBOL	PARAMETER	COMMERCIAL MIN TYP* MAX	MILITARY MIN TYP* MAX	UNIT
<sup>t</sup> CLK	Clock to output delay	11 15	11 20	ns
tPR	Preset to output delay	15 25	15 25	ns
tCLR	Clear to output delay	18 25	18 35	ns
t <sub>PZX</sub> (CLK)	Clock to output enable time	14 25	14 30	ns
t <sub>PXZ</sub> (CLK)	Clock to output disable time	14 25	14 30	ns
tPZX	Input to output enable time	10 20	10 25	ns
t <sub>PXZ</sub>	Input to output disable time	10 20	10 25	ns

\* Typical at 5.0 V V<sub>CC</sub> and 25°C T<sub>A</sub>.

7





### **Operating Conditions**

SYMBOL	PARAMETER	COMMERCIAL MIN TYP* MAX	MILITARY MIN TYP* MAX	UNIT
tw	Width of clock (High or Low)	20 10	20 10	ns
t <sub>su</sub>	Setup time from input to clock (10R8)	30 25	40 25	ns
t <sub>su</sub>	Setup time from input to clock (11RA8, 11RS8)	35 28	40 28	ns
t <sub>s</sub> (ES)	Setup time from ES to clock	15 7	15 7	ns
$t_s (\overline{IS})$	Setup time from IS to clock	25 20	30 20	ns
th	Hold time input to clock	0 -5	0 -5	ns
t <sub>h</sub> (ES)	Hold time (ES)	5 -3	5 -0 -3 0	ns
t <sub>h</sub> (IS)	Hold time (IS)	0 –5	0 -5	ns

### Switching Characteristics Over Operating Conditions and using Standard Test Load

SYMBOL	PARAMETER	COMMERCIAL	MILITARY	UNIT
OTHEOL	1 angule i En	MIN TYP* MAX	MIN TYP* MAX	Ontri
<sup>t</sup> CLK	Clock to output delay	10 15	10 20	ns
t <sub>PZX</sub> (CLK)	Clock to output enable time	17 25	17 30	ns
t <sub>PXZ</sub> (CLK)	Clock to output disable time	17 25	17 30	ns
t <sub>PZX</sub>	Input to output enable time	17 25	17 30	ns
tPXZ	Input to output disable time	17 25	17 30	ns

\* Typical at 5.0 V V<sub>CC</sub> and 25°C T<sub>A</sub>.



#### NOTES: 1. Input pulse amplitude 0 V to 3.0 V.

2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.

3. Input access measured at the 1.5 V level.

4. Switch S<sub>1</sub> is closed. C<sub>L</sub> = 30 pF and outputs measured at 1.5 V level for all tests except tp<sub>ZX</sub> and tp<sub>XZ</sub>.

 tpzx and tpzx(CLK) are measured at the 1.5 V output level with CL = 30 pF. S1 is open for high impedance to "1" test and closed for high impedance to "0" test.

 $t_{PXZ}$  and  $t_{PXZ(CLK)}$  are tested with  $C_L$  = 5 pF. S<sub>1</sub> is open for "1" to high impedance test, measured at  $V_{OH}$ -0.5 V output level; S<sub>1</sub> is closed for "0" to high impedance test measured at  $V_{OL}$ +0.5 V output level.

Monolithic III Memories





# PLE<sup>™</sup> Device Family Programming Instructions

### **Device Description**

All of the members of the PLE device family are manufactured with all outputs LOW in all storage locations. To produce a HIGH as a particular word, a Titanium-Tungsten Fusible-Link must be changed from a low resistance to a high resistance. This procedure is called programming.

### **Programming Description**

To program a particular bit normal TTL levels are applied to all inputs. Programming occurs when:

1.  $V_{CC}$  is raised to an elevated level.

The output to be programmed is raised to an elevated level.
 The device is enabled.

In order to avoid misprogramming the PLE device only one output at a time is to be programmed. Outputs not being programmed should be connected to V<sub>CC</sub> via 5 K $\Omega$  resistors.

Unless specified, Inputs should be at VIL.

### **Programming Sequence**

The sequence of programming conditions is critical and must occur in the following order:

- 1. Select the appropriate address with chip disabled
- 2. Increase V<sub>CC</sub> to programming voltage
- 3. Increase appropriate output voltage to programming voltage
- 4. Enable chip for programming pulse width
- 5. Decrease VOUT and VCC to normal levels

### **Programming Timing**

In order to insure the proper sequence, a delay of 100 ns or greater must be allowed between steps. The enabling pulse must not occur less than 100 ns after the output voltage reaches programming level. The rise time of the voltage on V<sub>CC</sub> and the output must be between 1 and 10 V/ $\mu$ s.

### Verification

After each programming pulse verification of the programmed bit should be made with both low and high V<sub>CC</sub>. The loading of the output is not critical and any loading within the DC specifications of the part is satisfactory.

### **Additional Pulses**

Up to 10 programming pulses should be applied until verification indicates that the bit has programmed. Following verification, apply five additional programming pulses to the bit being programmed.

ionis" PLB devices are designed and leated to reutine, ideally under the actual conditions of use. Es Ing vield greater than 98%. If your programming new locarti or a new programming module 1s their

### Programming Parameters Do not test these parameters or you may program the device

SYMBOL		MIN	RECOMMENDED VALUE MA	
VCCP	Required V <sub>CC</sub> for programming	11.5	11.75 12.	0 V
VOP	Required output voltage for programming	10.5	11.0	5 V
t <sub>R</sub>	Rise time of V <sub>CC</sub> or V <sub>OUT</sub>	1.0	5.0 10.	0 V/μS
ICCP	Current limit of V <sub>CCP</sub> supply	800	1200	mA
IOP	Current limit of VOP supply	15	20ont epinotoel3	mA
t <sub>PW</sub>	Programming pulse width (enabled)	9	10 1	1 μS
VCC	Low V <sub>CC</sub> for verification	4.2	4.3 \$1014.	4 V
VCC	High V <sub>CC</sub> for verification	5.8	6.0 6.	2 V
MDC	Maximum duty cycle of V <sub>CCP</sub>		25 2	5 %
t <sub>D</sub>	Delay time between programming steps	100	120 8000 AO el	ns
VIL	Input low level	0	0 0.	5 V
VIH	Input high level	2.4	3.0 5.	5 V



### **Programming Equipment and Software Suppliers**

Monolithic Memories' PLE devices are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

routine, ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Programming is final manufacturing - it must be qualitycontrolled. Equipment must be calibrated as a regular Remember — The best PLE devices available can be made unreliable by improper programming techniques.

PROGRAMMERS			SOFTWARE	
Data I/O Corp.		Stag Microsystems Inc.	PLEASM	
10525 Willows Rd. N.E. Redmond, WA 98073-9	746	528-5 Weddell Dr. Sunnyvale, CA 94089	Monolithic Memories	
(800) 426-1045	1200	(408) 745-1991	2175 Mission College Blvd. N	1/S 09-07
Kontron Electronics, In	nc.	Varix Corp. 1210 F. Campbell Bd. No. 100	Santa Clara, CA 95054 (408) 970-9700 x. 6085	
586 Weddell Dr			Redmond, WA 98073-9746	
Suite 1.			(800) 426-1045	
Sunnyvale, CA 94089			CUPL	
(408) 745-0722			Assisted Technology 2381 Zanker Rd. No. 150	
			San Jose, CA 95131 (408) 942-8787	

Monolithic III Memories

### **Block Diagrams**

PLE5P8/A

PLE8P4







Monolithic III Memories

7-17

7

#### **Block Diagrams**

Slock Disgrams



Monolithic

7-18

PLE11P8

PLE12P4



#### **Block Diagrams**

Slock Diagrams



\*TS selects 1:16 programmable initialization words.

7-20

Monolithic III Memories

Monolithic	<b>Memories</b>	PLE	Device	Programmer	Reference	Chart
------------	-----------------	-----	--------	------------	-----------	-------

Source and Data I/O Location 10525 Willow Rd. N.E. Redmond, WA 98073		Kontron Electronics 630 Price Ave. Redwood City, CA 94063	Stag Microsystems 528 Weddell Dr., Suite 1 Sunnyvale, CA 94089	Digelec 586-1 Weddell Dr. Sunnyvale, CA 94089	Varix - Suite 100 1210 E. Campbell Rd. Richardson, TX 7508	
Programmer Model(s)	Model 19/29 Model 22	Model MPP-80S	Model PPX Model PP17	UP803	OMNI	
MMI Generic Bipolar PROM Personality Module	UniPak Rev 08 UniPak II Rev 05 (Not all PLEs are supported by earlier UniPak revisions)	MOD4		FAM Mod. No. 12		
Socket Adapter(s and Device Code	)					
PLE5P8/ PLE5P8A	F18 P02 Model 22A- Adapter 351A-064	SA3	AM110-2 Code 21	DA No. 2 Pinout 1A Switch 0-6	63S081	
PLE8P4	F18 P01 Model 22A- Adapter 351A-064	SA4-2	AM130-2 Code 21	DA No. 2 Pinout 1B Switch 0-6	63S141	
PLE9P4	F18 P03 Model 22A- Adapter 351A-064	SA4-1	AM130-3 Code 21	DA No. 1 Pinout 1D Switch 2-14	63S241	
PLE8P8	F18 P08					
PLE10P4	F18 P05 Model 22A- Adapter 351A-064	SA4	AM140-2 Code 21	DA No. 3 Pinout 1E Switch 0-6	63S441	
PLE9P8	F18 P09					
PLE9R8	F18 P65† Model 22A- Adapter 351A-074	SA31-2	†	Pinout 1H† Switch 5-14	†	
PLE10P8	F18 P16		MFR29 CODE 32 Model PPZ			
PLE11P4	F18 P06 Model 22A- Adapter 351A-064	SA4-4	AM140-3 Code 21	DA No. Pinout 1L Switch 5-14	63S841	
PLE10R8	F18 P86† Model 22A- Adapter 351A-074 (300 mil pkg)		†	DA No. 64† Switch 0-12	†	
PLE12P4	F18 P53 Model 22A- Adapter 351A-064	SA20	AM120-6 Code 21	DA No. 70† Switch 4-12	63S1641	
PLE11RA8 PLE11RS8	F18 PA3	†	†	†	†	
PLE11P8	F18 P21	SA5-4	AM100-5 Code 21	†	63S1681	
PLE12P8	F18 P63	†	†	DA No. 64 Pinout 47 Switch 0-4	†	

 $\dagger-$  Contact manufacturer for availability and programming information



Monolithic III Memories

7
		Digelea 555-1 Weddall Dr. Sannyraie, CA 94589	

Control manufacturer for eventability and programming information



#### Contents Section 8

	DAL® Device Introduction	
	FAL® Device Introduction	
	PAL/HAL® Device Specifications	2
	Provobaciman to Seven avginerite Deco	
	PAI Device Applications	2
	TAL Beriet Applications	-
	Louis Tutorial	
	Logic Iutorial	4
	PALASM® Software Syntax	5
e Output Volenty	Adeams port investment optimilers	
88-8 8-95	DI ETM Circuit Introduction	E
L Arrent Maramming	PLE CIrcuit Introduction	•
and a second and a second seco	I ming Generalor for PAC Security M	-
24.5	PLE Circuit Specifications	7
84-8 8-46	State Side QL-X001 Magnet 211A	and the second second
up Table 8-48	DIE Circuit Applications	
18-8 and a construction of the second	FLL Circuit Applications	•
TELS	Asmendiana a tormoneeroe a to borten	
88.8	Article Reprints	9
08-8 etc.	seven 1-Bit Inleger How Fartial Produ	
18-8 P.A.S	Representatives/Distributors	10
ADDA SI	representatives bistributors	
100 MODE		

# **Contents Section 8**

PLE Circuit Applications	8-1	
Table of Contents for Section 8	8-2	
Random Logic Replacement		
Basic Gates	8-3	
Memory Address Decoder	8-6	
6-Bit True/Complement and Clear/Set Logic Functions	8-10	
Expandable 3-to-8 Demultiplexer	8-12	
Dual 2:1 Multiplexer	8-14	
Quad 2:1 Multiplexer with Polarity Control	8-15	
Hexadecimal to Seven Segment Decoder	8-17	
5-Bit Binary to BCD Converter	8-20	
4-Bit BCD to Gray Code Converter	8-22	
4-Bit Gray Code to BCD Converter	8-23	
8-Bit Priority Encoder	8-24	
4-Bit Magnitude Comparator	0-20	
6-Bit Magnitude Comparator	0-27	
4-Bit Magnitude Comparator with Foldnity Control	8-30	
4 Bit Dight Shifter with Programmable Output Polarity	8-33	
8-Bit Two's Complement Conversion	8-36	
A portion of Timing Generator for PAL Array Programming	8-38	
Timing Generator for PAL Security Fuse Programming	8-41	
Fast Arithmetic Look-up	8-44	
4-Bit Multiplier Look-up Table	8-45	
ARC Tangent Look-up Table	8-46	
Hypotenuse of a Right Triangle Look-up Table	8-48	
Perimeter of a Circle Look-up Table	8-51	
Period of Oscillation for a Mathematical Pendulum Look-up Table	8-54	
Arithmetic Logic Unit	8-57	
Wallace Tree Compression	8-58	
Seven 1-Bit Integer Row Partial Products Adder	8-60	
Five 2-Bit Integer Row Partial Products Adder	8-61	
Four 3-Bit Integer Row Partial Products Adder	8-62	
Three 4-Bit Integer Row Partial Products Adder	8-63	
Residue Arithmetic Using PLE Devices	8-64	
Distributed Arithmetic Using PLE Devices	8-70	
Registered PLE Devices in Pipelined Arithmetic	8-72	

# **Random Logic Replacement**

### **Random Logic Replacement**

PROMs, as logic elements, have been providing solutions as replacements of random logic. This is the concept of PROM as a Programmable Logic Element (PLE) device.

The usages of PLE devices include simple multiplexer/demultiplexer/encoder/decoder, control signal generators, data communications support like CRC, and arithmetic elements like ALUs, multipliers, sine and inverse look-up tables, and applications in signal processing.

The advantages of PLE devices over SSI/MSI logic devices are the flexibility of design and the fast turnaround time which nonprogrammable devices cannot offer. For example, if a decoder is used to select between memory pages and I/O ports, once a design is done, it will be fixed - it not easy to find a part to be put just in the same place without modification of PC board layout in case the designer wants to expand the memory or to increase the I/O. For a PLE device, what is needed is to program another PLE device and place it in the same socket where the old part was placed. In addition, it can allow designers to define their logic functions in a component.

The AND-OR planar structure of the PLE circuit array lends itself naturally to being viewed as a two-level logic circuit. The fixed AND plane contains all possible combinations of the literals of its inputs. Each combination (product term) is fuse-connected to each output in the programmable OR plane.

A common PLE device application in the control path is to customize logic functions. An n input exclusive OR function is quite commonly required in comparator and adder circuits. It contains 2<sup>n - 1</sup> product terms, which becomes guite large for large values of n. Therefore, it is very convenient to implement large XOR functions in PLE devices.

The PLE logic circuit implementation of a 4-input XOR is shown

Although it seems that XOR functions may be replaced by SSIs, in most applications, the XOR functions will not be alone by themselves, PLE circuits can provide the flexibility of adding in additional functions without using additional packages.

In the data path, a PLE device can be used to implement complex functions such as a Pseudo Random Number (PRN) Generator. Random number sequences are useful in encoding and decoding of information in signal processing and communications systems. They are used for data encryption, image quantization, waveform synchronization, and white noise generation, etc.

There are many techniques for generating PRN sequences. The most common technique, however, is to use 'n' stages of linear shift registers with feedback through a logic function. The function f is an arbitrary function chosen for a specific application. A most general linear function is an 'm' input XOR ( $m \le n$ ).



There are a number of examples in the following session which shows how a PLE device can be used to replace SSI/MSI logic devices using PLEASM software.

Monolit

8-3



TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

PECIFICATI COLI 10/03,
OMs, as logic els
on to select here
D-04
D-05
omize logic funct s commoniv real
D-06
anoitonu) ROX (
All support of the support

BASIC GATES	S (cont	ťd)		TIU					
FUNCTION	TADTE	/01/1							
FUNCTION	TABLE	•							
TO T1 TO .	TO TA	01 0		~		7 00			
10 11 12	13 14	OL	12 03	04 0	5 06 0	07 08	,		
		01100			-				.DAY /CE1 /CE2 /CE3 /CE4 /CE5 /CE6 /CE7
; INPUT ·		00.1.1	20.12	FROM	BASI		ATES		CONSTRUES
;01234 1	BOF	INV	AND	OR	NAND	NOR	XOR	XNOR	COMMENTS
	T	T		20100	82350	U	T	T	ALL ZEDOC
	11	n T	11	11	n T	T	11	11	ALL ALKOS
нанан	n	ц ж.	п	n T	RESER	4		IS II	ADD CUES
HLHLH	н	ь	Ц	H	H	Г	H	н	ODD CHECKERBOARD
LHLHL	L	H	L	H	H	Г	SLCP U	L	EVEN CHECKERBOARD
D D D D D D D D D D D D D D D D D D D	~ ~ ~								
DESCRIPTIO	JN								CE5 = /A11*/A12* A13*/A14*/A15* MREQ
					-				
THIS EXA	MPLE	S ILI	JUST.	RATES	THE	USE	S OF	PLE D	DEVICES TO IMPLEMENT THE
BASIC GA	TES:	BUI	FER	, INV	ERTE	R, <i>I</i>	AND G	ATE,	OR GATE, NAND GATE, NOR
GATE, EX	CLUS	SIVE	OR	GATE,	AND	EXC	CLUSI	VE NO	OR GATE. STANDALSE A STA ALLAL = VED
		_							
NOTE ALSO	THAT	THR.	SE-ST	ATE O	UTPUTS	S ARI	S PROV	IDED M	VITH ONE ACTIVE LOW
OUTPUT EN	ABLE	CONTI	ROL (	/E).					

PLEASM SOFTWARE GENERATES THE PROM TRUTH TABLE FROM THE LOGIC CARACT MOTOR PROPERTY AND ADDRESS THE FUNCTION TABLE IN THE LOGIC EQUATIONS.



PLEOPO P5001 MEMORY ADDRESS DECODER	ULRIK MUELLER 05/01/84	e notemus
MMI SANTA CLARA, CALIFORNIA .ADD All Al2 Al3 Al4 Al5 /MREQ	3 I4 01 02-03 04 05 06 07 08	
.DAT /CE1 /CE2 /CE3 /CE4 /CE5 /CE6 /CE7	/CE8 ENTAD DIBAR MORE EDUTIO -	
STREADU		
CE1 = /A11*/A12*/A13*/A14*/A15* MREQ	; SELECTS ADDRESS RANGE 0K-2K	
CE2 = All*/Al2*/Al3*/Al4*/Al5* MREQ	; SELECTS ADDRESS RANGE 2K-4K	
CE3 = /All* Al2*/Al3*/Al4*/Al5* MREQ	; SELECTS ADDRESS RANGE 4K-6K	
CE4 = All* Al2*/Al3*/Al4*/Al5* MREQ	; SELECTS ADDRESS RANGE 6K-8K	
CE5 = /All*/Al2* Al3*/Al4*/Al5* MREQ	; SELECTS ADDRESS RANGE 8K-10K	
CE6 = All*/Al2* Al3*/Al4*/Al5* MREQ	; SELECTS ADDRESS RANGE 10K-12K	
CE7 = /All* Al2* Al3*/Al4*/Al5* MREQ	; SELECTS ADDRESS RANGE 12K-14K	
CE8 = All* Al2* Al3*/Al4*/Al5* MREQ	; SELECTS ADDRESS RANGE 14K-16K	

FUNCTION TABLE DIDOL SHY MORT BIGAT HTURT MORT BET SATARANED BRAWTTOS MEATING BROITANDE DIDOL 187 MI SJEAT MOITONUT ERT SATALUMIS ONA SMOITANDE

All Al2 Al3 Al4 Al5 /MREQ /CE1 /CE2 /CE3 /CE4 /CE5 /CE6 /CE7 /CE8

;	11111		CHIP ENABLES	848239
;	12345	/MREQ	12345678	COMMENTS
	LLLLL	L	LHHHHHHH	SELECT ADDRESS RANGE 0-2K
	HLLLL	L	нгннннн	SELECT ADDRESS RANGE 2K-4K
	LHLLL	L	ННЦННННН	SELECT ADDRESS RANGE 4K-6K
	HHLLL	L	НННЦНННН	SELECT ADDRESS RANGE 6K-8K
	LLHLL	L	ННННЦННН	SELECT ADDRESS RANGE 8K-10
	HLHLL	L	HHHHHLHH	SELECT ADDRESS RANGE 10K-1
	LHHLL	L	ННННННЦН	SELECT ADDRESS RANGE 12K-1
	HHHLL	L	HHHHHHHL	SELECT ADDRESS RANGE 14K-1
	XXXXX	Н	ННННННН	NO MEMORY SELECT (/MREO=H)



MEMORY ADDRESS DECODER (cont'd) DESCRIPTION

THIS PLE8P8 PROVIDES A SINGLE CHIP ADDRESS DECODER FOR USE WITH MANY POPULAR 8-BIT MICROPROCESSORS SUCH AS THE Z80 AND 8080. THE FIVE MSB ADDRESS LINES (All-Al5) AND THE MEMORY REQUEST LINE (/MREQ) FROM THE Z80 MICROPROCESSOR ARE DECODED TO PRODUCE EIGHT ACTIVE LOW CHIP ENABLES (/CE1-/CE8) TO SELECT A RANGE OF 2K BYTES FROM A BANK OF EIGHT 2Kx8 STATIC RAMS. THIS BANK OF STATIC RAMS WILL OCCUPY THE LOWEST 16K BYTES OF ADDRESS SPACE LEAVING THE UPPER 48K BYTE SPACE AVAILABLE FOR OTHER MEMORIES AND I/O. THE PLE8P8 HAS THREE ADDITIONAL INPUTS WHICH CAN BE RESERVED FOR FUTURE SYSTEM EXPANSION.



PLE CIRCUIT DESIGN SPECIFICATION PLE8P4 P5029 VINCENT COLI 10/13/84 6809 ADDRESS DECODER MMI SANTA CLARA, CALIFORNIA .ADD A8 A9 A10 A11 A12 A13 A14 A15 .DAT /DRAM /IO /SRAM /PROM DRAM = /A8\* A12\* A13\*/A14\* A15 ; SELECTS ADDRESS RANGE 0000-BEFF + /A9\* A12\* A13\*/A14\* A15 + /A10\* A12\* A13\*/A14\* A15 + /All\* Al2\* Al3\*/Al4\* Al5 /A12\* /A14 + 223400A VROMAN /Al3\*/Al4 + /A15 IO = A8\* A9\* A10\* A11\* A12\* A13\*/A14\* A15 ; SELECTS ADDRESS RANGE BF00-BFFF /Al3\* Al4\* Al5 ; SELECTS ADDRESS RANGE C000-DFFF SRAM = A13\* A14\* A15 ; SELECTS ADDRESS RANGE E000-FFFF PROM = FUNCTION TABLE A8 A9 A10 A11 A12 A13 A14 A15 /DRAM /IO /SRAM /PROM ; ADDRESS LINES 11 1111 2 8901 2345 /DRAM /IO /SRAM /PROM COMMENTS ; LLLL LLLL L H H H **00XX HEX SELECTS DRAMS** BOXX HEX SELECTS DRAMS BFXX HEX SELECTS I/O PORTS COXX HEX SELECTS SRAM DOXX HEX SELECTS SRAM LLLL LHHH H H H L EOXX HEX SELECTS PROM НННН НННН H H H L FFXX HEX SELECTS PROM

#### DESCRIPTION

THIS PLE8P4 PROVIDES A SINGLE CHIP ADDRESS DECODER FOR USE WITH MANY POPULAR 8-BIT MICROPROCESSORS SUCH AS THE MOTOROLA 6809. THIS PLE DEVICE DECODES THE EIGHT MSB ADDRESS LINES (A8-A15) FROM THE MICROPROCESSOR TO PROVIDE FOUR ACTIVE LOW CHIP ENABLES (/DRAM, /IO, /SRAM, AND /PROM).

THE 64K MEMORY MAP OF THE SYSTEM IS DIVIDED UP INTO FOUR SECTIONS: DRAM, IO PORTS, SRAM, AND PROM. EACH OF THESE FOUR SECTIONS CAN CONTAIN ONE OR MORE BLOCKS OF MEMORY. EACH OF THESE BLOCKS CAN START AND STOP ON ANY 256 BIT BOUNDARY

8-8



DUT	02 SIT TRUE/CO	MPLEMENT A	ND CLEAR/SET	JOI LOGIC FUNCTION	el Rosenber NS	G 10/26/83	3	
AD	TI T2 DI	D2 D3 D4	D5 D6					
DA	T V1 V2 V3	V4 V5 V6	05 00	processing processis				
500								
1	= /I1*/I2*	/D1 ;	OUTPUT /D1 (	INVERT)				
	+ /I1* I2*	D1 ;	OUTPUT D1 (	TRUE)				
	+ I1*/I2	;	CLEAR Y1	TTT ONA	TANK			
				1 1 3749				
2	= /Il*/I2*	/D2 ;	OUTPUT /D2 (	INVERT)				
	+ /I1* I2*	D2 ;	OUTPUT D2 (	TRUE)	- B BA			
	+ I1*/I2	;	CLEAR Y2		and and			
			MARE					
73	= /I1*/I2*	/D3 ;	OUTPUT /D3 (	INVERT)				
	+ /11* 12*	D3 ;	OUTPUT D3 (	TRUE)				
	+ 11*/12	;	CLEAR Y3					
TA	- /11+/12+	1774		TNITEDT				
. 48	+ /T1* T2*	D4 7	OUTPUT DA	TRUE)				
	+ T1*/T2	D-1 ,	CLEAR VA	INOE)				
		,	CDDRA 14					
75	= /T1*/T2*	/05 :	OUTPUT /D5	INVERT)	and the generation of the			
	+ /T1* T2*	D5 ;	OUTPUT D5 (	TRUE)				
	+ I1*/I2		CLEAR Y5	24				
				51	1 1			
26	= /I1*/I2*	/D6 ;	OUTPUT /D6 (	INVERT)				
	+ /I1* I2*	D6 ;	OUTPUT D6 (	TRUE)				
	+ I1*/I2	;	CLEAR Y6					
				~				
TUN	NCTION TABL I2 Dl D2 D NNTROL JINES	E 3 D4 D5 D6 INPUT D 123456	5 Y1 Y2 Y3 Y4 OUTPUT Y 123456	Y5 Y6 COMMENTS				
TUN 11 CO L	NCTION TABL 12 Dl D2 D NNTROL JINES	E 3 D4 D5 D6 INPUT D 123456	5 Y1 Y2 Y3 Y4 OUTPUT Y 123456	Y5 Y6 COMMENTS			การาอูดไ	Q meizy
TUN	NCTION TABL I2 Dl D2 D NNTROL JINES	E 3 D4 D5 D6 123456 LHLHLH	5 Y1 Y2 Y3 Y4 OUTPUT Y 123456 HLHLHL	Y5 Y6 COMMENTS INVERT FUI	NCTION		mangai	iQ meizy
7UN 11 2 CO 2 L	NCTION TABL I2 Dl D2 D NNTROL JINES LL LH	E 3 D4 D5 D6 123456 LHLHLH LHLHLH	9 Y1 Y2 Y3 Y4 OUTPUT Y 123456 HLHLHL LHLHLH	Y5 Y6 COMMENTS INVERT FUI TRUE FUNC	NÇTION FION	204 225 905	lagram A	ystem Di
PUN 11 CO L	NCTION TABL I2 Dl D2 D NNTROL JINES LL LH HL 2008	E 3 D4 D5 D6 1NPUT D 123456 LHLHLH LHLHLH XXXXXX	5 Y1 Y2 Y3 Y4 OUTPUT Y 123456 HLHLHL LHLHLH HHHHH	Y5 Y6 COMMENTS INVERT FUI TRUE FUNC CLEAR FUNC	NÇTION FION CTION	204625 605	lagram A	ystem Di
CO L	NCTION TABL I2 Dl D2 D NNTROL JINES LL LH HL HH	E 3 D4 D5 D6 123456 LHLHLH LHLHLH XXXXXX XXXXXX	Y1 Y2 Y3 Y4 OUTPUT Y 123456 HLHLHL LHLHLH HHHHHH LLLLLL	Y5 Y6 COMMENTS INVERT FUI TRUE FUNC CLEAR FUNC SET FUNCT	NÇTION TION CTION ION	203 223 903	iagram A	ystem Di
7UN 11 2 CO 2 L	NCTION TABL I2 Dl D2 D NNTROL JINES LL LH HL HH	E 3 D4 D5 D6 123456 LHLHLH LHLHLH XXXXXX XXXXXX	Y1 Y2 Y3 Y4 OUTPUT Y 123456 HLHLHL LHLHLH HHHHHH LLLLLL	Y5 Y6 COMMENTS INVERT FUI TRUE FUNC CLEAR FUNC SET FUNCT	NÇTION TION CTION ION	209 223 900	manga A a a a a a a a a	ystem Di
200 200 200 200 200 200 200 200 200 200	NCTION TABL I2 Dl D2 D NNTROL JINES LL LH HL HH	E 3 D4 D5 D6 1NPUT D 123456 LHLHLH LHLHLH XXXXXX XXXXXX	YI Y2 Y3 Y4 OUTPUT Y 123456 HLHLHL LHLHLH HHHHHH LLLLLL	Y5 Y6 COMMENTS INVERT FUI TRUE FUNC CLEAR FUNC SET FUNCT	NÇTION FION CTION ION	ana se soc	ศาธาวอร์ A 	ystem Di
200 200 200 200 200 200 200 200 200 200	NCTION TABL I2 Dl D2 D NNTROL JINES LL LH HL HH	E 3 D4 D5 D6 1NPUT D 123456 LHLHLH LHLHLH XXXXXX XXXXXX	YI Y2 Y3 Y4 OUTPUT Y 123456 HLHLHL HHLHLH HHHHHH LLLLLL	Y5 Y6 COMMENTS INVERT FUI TRUE FUNC CLEAR FUNC SET FUNCT	NÇTION FION CTION ION		ศาธาอดไ A สร้า	ysiem Di
7UN 11 : CO : L	NCTION TABL I2 Dl D2 D NNTROL JINES LL LH HL HH	E 3 D4 D5 D6 INPUT D 123456 LHLHLH LHLHLH XXXXXX XXXXXX	Y1 Y2 Y3 Y4 OUTPUT Y 123456 HLHLHL HHHHHH LLLLLL	Y5 Y6 COMMENTS INVERT FUI TRUE FUNC CLEAR FUNC SET FUNCT	NÇTION FION CTION ION		manga A A Pasua Pasua	ysiem Di A (coog) 6
7UN 11 : CO : L	NCTION TABL I2 Dl D2 D NTROL JINES LL LH HL HH 200 200 200 200 200 200 200	E 3 D4 D5 D6 123456 LHLHLH LHLHLH XXXXXX XXXXX	Y1 Y2 Y3 Y4 OUTPUT Y 123456 HLHLHL LHLHLH HHHHHH LLLLLL	Y5 Y6 COMMENTS INVERT FUN TRUE FUNC CLEAR FUNC SET FUNCT	NCTION TION CTION ION		iagram A Quan	ystem Di A (coco) a A
7UN 11 : CO : L	NCTION TABL I2 Dl D2 D NTROL LINES LL LH HL HL HH	E 3 D4 D5 D6 123456 LHLHLH LHLHLH XXXXXX XXXXX	$\begin{array}{c} \text{Y1 Y2 Y3 Y4} \\ \text{OUTPUT Y} \\ 123456 \\ \text{HLHLHL} \\ \text{LHLHLH} \\ \text{HHHHHH} \\ \text{LLLLLL} \\ \\ \hline \\ \text{D} \underbrace{ \begin{array}{c} 6 \\ \end{array}} \\ \hline \\ \text{LO} \\ \end{array} \end{array}$	Y5 Y6 COMMENTS INVERT FUN TRUE FUNC CLEAR FUNC SET FUNCT SET FUNCT	NÇTION TION CTION ION		lagram A ¢a	ystem D A A (coso) a A
CO: L	NCTION TABL I2 Dl D2 D ONTROL LINES LL LH HL HH HL 200 200 200 200 200 200 200 20	E 3 D4 D5 D6 123456 LHLHLH LHLHLH XXXXXX XXXXX	S Y1 Y2 Y3 Y4 OUTPUT Y 123456 HLHLHL LHLHLH HHHHHH LLLLLLL D G G LO A	Y5 Y6 COMMENTS INVERT FUN TRUE FUNC CLEAR FUNC SET FUNCT	NÇTION TION CTION ION		lagram A Quan	ystem D A A (coso) a
20N	NCTION TABL I2 Dl D2 D ONTROL LINES LL LH HL HH 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 200	E 3 D4 D5 D6 123456 LHLHLH LHLHLH XXXXXX XXXXXX	S Y1 Y2 Y3 Y4 OUTPUT Y 123456 HLHLHL LHLHLH HHHHHH LLLLLL	Y5 Y6 COMMENTS INVERT FUN TRUE FUNC CLEAR FUN SET FUNCT SET FUNCT	NCTION TION CTION ION		ensenges A A Plase4	ystem D A A (ceo) a
CO L	NCTION TABL I2 D1 D2 D ONTROL LINES LL LH HL HH 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 2005 200	E 3 D4 D5 D6 123456 LHLHLH LHLHLH XXXXXX XXXXXX	S Y1 Y2 Y3 Y4 OUTPUT Y 123456 HLHLHL LHLHLH HHHHHH LLLLLL	Y5 Y6 COMMENTS INVERT FUN TRUE FUNC CLEAR FUN SET FUNCT: SET FUNCT: 6 12 CLEAR	NCTION TION CTION ION		erasagei A a a b a a a	ystem D A A (cop) a

TRUE/COMPLEMENT AND CLEAR/SET (cont'd) DESCRIPTION

THIS PLE8P8 IS A 6-BIT TRUE/COMPLEMENT AND CLEAR/SET LOGIC FUNCTIONS. THE CONTROL LINES (II AND I2) SELECT ONE OF FOUR LOGIC FUNCTIONS FOR THE 6-BIT INPUT DATA (D1-D6) AND THE 6-BIT OUTPUT FUNCTION (Y1-Y6).

WHEN II IS FALSE (II=LOW) THE FUNCTION IS INVERT IF I2 IS FALSE (I2=LOW) OR TRUE IF I2 IS TRUE (I2=HIGH).

WHEN II IS TRUE (II=HIGH) THE FUNCTION IS CLEAR IF I2 IS FALSE (I2=LOW) OR SET IF I2 IS TRUE (I2=HIGH).

THE PLESPS ALSO FEATURES THREE-STATE OUTPUTS WITH TWO ACTIVE LOW OUTPUT ENABLE CONTROLS (/EL AND /E2).

Il	12	D1-D6	¥1-¥6	FUNCTION
L	L	D	/D	INVERT
L	H	D	D	TRUE
H	L	х	H	CLEAR
H	H	X	L	SET
		C L	1 2 4 2 1 1 L 1 2 L	the flact dates



ADTIVE LOW, SELECT 1,3,5,7



PLE P50 EXI		28 3 NDAB	LE	3-T	0-1	8 DE	MUI	LTIP	LEX	KER	PLE	(	CIRCUI	T DES	SIGN SPECIFIC FRANK LEE 04	ATIO 4/15/8	N	
. AI . Di	DD	SO YO	\$1 ¥1	S2 Y2	DI Y3	PO Y4	¥5	Y6	¥7									
YO	= +	PO /PO	* *	DI DI	•	/S2	*	/S1	*	/S0		;;	ACTIVE	HIGH, LOW,	SELECT 0 DI INACTIVE	EI) ES ROSI		
	+++	/PO /PO /PO			20	52	*	Sl	*	S0		;;;;	ACTIVE	LOW, LOW,	SELECT 2,3,6,7 SELECT 1,3,5,7			
Yl	=	PO	*	DI	*	/s2	*	/S1	*	S0		;	ACTIVE	HIGH,	SELECT 1			
	+	/P0	*	DI								;	ACTIVE	LOW,	DI INACTIVE			
	+	/PO			*	S2						;	ACTIVE	LOW,	SELECT 4,5,6,7			
	++	/P0 /P0					×	SI	*	/S0		;	ACTIVE	LOW,	SELECT 2,3,6,7 SELECT 0,2,4,6			
22	_	DO	*	DT	*	/02	*	<b>C1</b>	*	/00			ACTUTION	UTCU	CFIFOT 2			
12	-	/PO	+	DI		152		ST	~	/50		7	ACTIVE	TOW	DI INACUITE			
	+	/PO		DI	*	52							ACTIVE	LOW,	SELECT 4-7			
	+	/PO				02	*	/51				:	ACTIVE	LOW.	SELECT 0.1.4.5			
	+	/P0						/ 51	*	S0		;	ACTIVE	LOW,	SELECT 1,3,5,7			
¥3	=	PO	*	DI	*	/S2	*	S1	*	S0		;	ACTIVE	HIGH,	SELECT 3			
	+	/PO	*	DI		/						;	ACTIVE	LOW,	DI INACTIVE			
	+	/PO			*	S2						;	ACTIVE	LOW,	SELECT 4-7			
	+	/PO					*	/S1				;	ACTIVE	LOW,	SELECT 0,1,4,5			
	+	/P0							*	/S0		;	ACTIVE	LOW,	SELECT 0,2,4,6			
¥4	=	PO	*	DI	*	S2	*	/S1	*	/S0		;	ACTIVE	HIGH,	SELECT 4			
	+	/P0	*	DI								;	ACTIVE	LOW,	DI INACTIVE			
	+	/P0			*	/S2						;	ACTIVE	LOW,	SELECT 0-3			
	+	/P0					*	Sl				;	ACTIVE	LOW,	SELECT 2,3,6,7			
	+	/PO							*	S0		;	ACTIVE	LOW,	SELECT 1,3,5,7			
¥5	=	PO	*	DI	*	S2	*	/S1	*	S0		;	ACTIVE	HIGH,	SELECT 5			
	+	/P0	*	DI								;	ACTIVE	LOW,	DI INACTIVE			
	+	/P0			*	/S2						;	ACTIVE	LOW,	SELECT 0-3			
	+	/P0					*	Sl				;	ACTIVE	LOW,	SELECT 2,3,6,7			
	+	/P0							*	/S0		;	ACTIVE	LOW,	SELECT 0,2,4,6			
¥6	=	PO	*	DI	*	S2	*	Sl	*	/S0		;	ACTIVE	HIGH,	, SELECT 6			
	+	/PO	*	DI								;	ACTIVE	LOW,	DI INACTIVE			
	+	/P0			*	/S2						;	ACTIVE	LOW,	SELECT 0-3			
	+++	/PO /PO					*	/S1	*	SO		;	ACTIVE	LOW,	SELECT 0,1,4,5 SELECT 1,3,5,7			
			+						4				100000					
¥/	=	PO	*	DI	. *	52	×	SI	*	50		;	ACTIVE	HIGH,	SELECT 7			
	+	/ PO	×	DI		/02						1	ACTIVE	LOW,	DI INACTIVE			
	+	/PO			~	152	*	/01				1 .	ACTIVE	LOW,	SELECT 0 1 / F			
	+	/00						/51	*	/00		1	ACTIVE	LOW,	SELECT 0 2 4 6			
	Ŧ	10							~	/50		7	ACTIVE	LOW,	SELECT 0,2,4,6			

#### PO DI S2 S1 S0 Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0

EXAMPLE A DEFINITION CONTACT OF CONTENTS H L XXX LILILLI DATA INPUT = 0 H H LLL LILILLI SELECT OUTPUT 0 H H LLL LILILLI SELECT OUTPUT 1 H H LL LILILLI SELECT OUTPUT 2 H H LL LILILLI SELECT OUTPUT 3 H H HL LILIHLLI SELECT OUTPUT 4 H H HL LILIHLLI SELECT OUTPUT 7 L H XXX HHHHHHH DATA INPUT = 0 L L LL HHHHHHHH SELECT OUTPUT 7 L H XXX HHHHHHH SELECT OUTPUT 7 L H XXX HHHHHHH SELECT OUTPUT 3 L L HL HHHHHHH SELECT OUTPUT 3 L L HL HHHHHHH SELECT OUTPUT 3 L L HL HHHHHHH SELECT OUTPUT 4 L L LH HHHHHHH SELECT OUTPUT 5 L L HH HHHHHHH SELECT OUTPUT 3 L H HL HHHHHHH SELECT OUTPUT 3 L H HL HHHHHHH SELECT OUTPUT 4 SECON OUTPUT 5 L L HH HHHHHHH SELECT OUTPUT 4 SECON OUTPUT 5 L L HH HHHHHHH SELECT OUTPUT 4 SECON OUTPUT 5 L L HH HHHHHHH SELECT OUTPUT 7 HIS PLESP8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . 20 DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH RESARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	; : PO	DT	SSS 210	YYYYYYYY 76543210	COMMENTS		
<pre>3-TO-8 DEMULTIPLEXER H H LLL LLLLLL BATA INPUT = 0 H H LLL LLLLLLH SELECT OUTPUT 0 H H LLL LLLLLHL SELECT OUTPUT 2 H H LLL LLLLHL SELECT OUTPUT 3 H H HLL LLLHLLL SELECT OUTPUT 4 H H HLH LLLLLLL SELECT OUTPUT 5 H H HLL LLLLLL SELECT OUTPUT 6 H H HHH HLLLLLL SELECT OUTPUT 6 L L LLL HHHHHHH DATA INPUT = 0 L L LLL HHHHHHHH SELECT OUTPUT 7 L L LLL HHHHHHHH SELECT OUTPUT 0 L L LLL HHHHHHHH SELECT OUTPUT 0 L L LLH HHHHHHH SELECT OUTPUT 2 L L LH HHHHHHH SELECT OUTPUT 3 L H HLL HHHHHHH SELECT OUTPUT 3 S 6 J J J J J J J J J J J J J J J J J J J</pre>						EXPAND	ABLE
<pre>H H LLL LLLLLLH SELECT OUTPUT 0 H H LLH LLLLLLH SELECT OUTPUT 2 H H LLH LLLLLLL SELECT OUTPUT 3 H H HLL LLLLHLL SELECT OUTPUT 4 H H HLL LLLHLLL SELECT OUTPUT 5 H H HLL LLHLLL SELECT OUTPUT 7 L H XXX HHHHHH DATA INPUT = 0 L L LLL HHHHHHH SELECT OUTPUT 7 L H XXX HHHHHHH SELECT OUTPUT 7 L L LLL HHHHHHHH SELECT OUTPUT 7 L L LLL HHHHHHHH SELECT OUTPUT 3 L L LLL HHHHHHHH SELECT OUTPUT 3 L L LLL HHHHHHHH SELECT OUTPUT 4 SECTO UTPUT 4 L L LHL HHHHHHH SELECT OUTPUT 4 SECTO UTPUT 5 L L LLL HHHHHHHH SELECT OUTPUT 3 SECTO UTPUT 4 L L HLH HHHHHHH SELECT OUTPUT 4 SECTO UTPUT 5 L L HLL HHHHHHHH SELECT OUTPUT 5 SECTO UTPUT 5 L L HLH HHHHHHH SELECT OUTPUT 7 SING THE INPUENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUENT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.</pre>	H	L	XXX	LLLLLLL	DATA INPUT = $0$	3-TO-8 DEMU	LTIPLEXER
H H LH LLLLLHL SELECT OUTPUT 1 H H LHL LLLLHLL SELECT OUTPUT 2 H H LHH LLLLHLL SELECT OUTPUT 3 H H HLL LLLHLLL SELECT OUTPUT 4 H H HL LLLHLLL SELECT OUTPUT 5 H H HLL LHLLLL SELECT OUTPUT 7 L H XXX HHHHHHH DATA INPUT = 0 L L LLL HHHHHHHH SELECT OUTPUT 7 L H XXX HHHHHHH SELECT OUTPUT 7 L L LLL HHHHHHHH SELECT OUTPUT 4 L L LHL HHHHHHHH SELECT OUTPUT 2 L L LHL HHHHHHHH SELECT OUTPUT 4 L L HLL HHHHHHHH SELECT OUTPUT 3 L L HH HHHHHHH SELECT OUTPUT 4 L L HLL HHHHHHHH SELECT OUTPUT 5 SIG THE INPUT MITH POLARITY SELECT OUTPUT 7 HIS PLE5P8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO BIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT DO. SINCE THE DEVICE HAS THREE-STATE UNTFUTS, IT CAN BE EXPANDED USING THE ACTIVE HGH. LOW INDICATES OUTPUT IS ACTIVE LOW. PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	H	H	LLL	LLLLLLH	SELECT OUTPUT 0	IS TURMI TORUS	+ 8%* 81
H H LHL LLLLHLL SELECT OUTPUT 2 H H LHH LLLLHLLL SELECT OUTPUT 3 H H HLL LLLHLLL SELECT OUTPUT 4 H H HLL LLLHLLLL SELECT OUTPUT 5 H H HHL LHLLLLL SELECT OUTPUT 6 H H HHH HLLLLLL SELECT OUTPUT 7 H XXX HHHHHHHH DATA INPUT = 0 L L LLL HHHHHHHH SELECT OUTPUT 7 L L LLL HHHHHHHH SELECT OUTPUT 7 L L LHH HHHHHHH SELECT OUTPUT 3 L L LHH HHHHHHH SELECT OUTPUT 3 L L HH HHHHHHH SELECT OUTPUT 3 L L HH HHHHHHH SELECT OUTPUT 4 H HHH HHHHHHH SELECT OUTPUT 3 C L H HHHHHHHH SELECT OUTPUT 4 H HHH HHHHHHH SELECT OUTPUT 3 C L H HH HHHHHHH SELECT OUTPUT 4 SECRIPTION HIS PLESP8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-50) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . S2-50 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH RESARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	H	н	LLH	LLLLLHL	SELECT OUTPUT 1	PLES	P8
H H LHH LLLHLLL SELECT OUTPUT 3 H H HLL LLHLLLL SELECT OUTPUT 4 H H HLL LLHLLLL SELECT OUTPUT 5 H H HLL LHLLLLL SELECT OUTPUT 6 H H HLL HLLLLL SELECT OUTPUT 7 L H XXX HHHHHHH DATA INPUT = 0 L L LLL HHHHHHHH SELECT OUTPUT 0 L L LLL HHHHHHHH SELECT OUTPUT 1 L L LLH HHHHHHH SELECT OUTPUT 1 L L LLH HHHHHHH SELECT OUTPUT 3 L L LLH HHHHHHH SELECT OUTPUT 4 L L HH HHHHHHH SELECT OUTPUT 4 L L HH HHHHHHH SELECT OUTPUT 4 L L HH HHHHHHH SELECT OUTPUT 5 L L HH HHHHHHH SELECT OUTPUT 4 L L HH HHHHHHH SELECT OUTPUT 4 L L HH HHHHHHH SELECT OUTPUT 5 L L HH HHHHHHH SELECT OUTPUT 6 L L HH HHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLE5P6 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE HOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH RESARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	H	H	LHL	LLLLHLL	SELECT OUTPUT 2		= /SX* C1
H HILL LLHILLL SELECT OUTPUT 4 H H HLH LLHILLLL SELECT OUTPUT 5 H H HHH LLHILLLL SELECT OUTPUT 5 H H HHH HLLILLL SELECT OUTPUT 6 H H HHH HLLILLL SELECT OUTPUT 7 L H XXX HHHHHHH DATA INPUT = 0 L L LLL HHHHHHHH SELECT OUTPUT 0 L L LLL HHHHHHHH SELECT OUTPUT 0 L L LLH HHHHHHHH SELECT OUTPUT 1 L L LH HHHHHHH SELECT OUTPUT 2 L L LHH HHHHHHH SELECT OUTPUT 3 L L HH HHHHHHH SELECT OUTPUT 4 L L HH HHHHHHH SELECT OUTPUT 4 L L HH HHHHHHH SELECT OUTPUT 5 L L HHH HHHHHHH SELECT OUTPUT 5 L L HHH HHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLESP8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	H	H	LHH	LLLHLLL	SELECT OUTPUT 3	YOI	16 VCC
H H HLH LLHLLLL SELECT OUTPUT 5 H H HHL LHLLLLL SELECT OUTPUT 6 H H HHH HLLLLLL SELECT OUTPUT 7 H XXX HHHHHHH DATA INPUT = 0 L L LLL HHHHHHHH SELECT OUTPUT 0 L L LLL HHHHHHHH SELECT OUTPUT 1 L L LLL HHHHHHHH SELECT OUTPUT 2 L L LHH HHHHHHH SELECT OUTPUT 3 L L HH HHHHHHH SELECT OUTPUT 4 L L HHL HHHHHHH SELECT OUTPUT 5 L L HH HHHHHHH SELECT OUTPUT 6 L L HH HHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLESP8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	H	H	HLL	LLLHLLLL	SELECT OUTPUT 4	Y1 2	
H H HHL LHLLLLL SELECT OUTPUT 6 H H HHH HLLLLLL SELECT OUTPUT 7 L H XXX HHHHHHH DATA INPUT = 0 L L LLL HHHHHHH DATA INPUT = 0 L L LLL HHHHHHH SELECT OUTPUT 0 L L LLL HHHHHHH SELECT OUTPUT 1 L L LLL HHHHHHH SELECT OUTPUT 2 L L LHH HHHHHHH SELECT OUTPUT 3 L L HLL HHHHHHH SELECT OUTPUT 4 L L HH HHHHHHH SELECT OUTPUT 5 L L HH HHHHHHH SELECT OUTPUT 5 L L HHL HHHHHHH SELECT OUTPUT 6 L L HHH HHHHHHH SELECT OUTPUT 6 L L HHH HHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLE5P8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	H	H	HLH	LLHLLLLL	SELECT OUTPUT 5	BLBC INTER A2	= /8X* A2
H HHH HLLLLLL SELECT OUTPUT 7 L H XXX HHHHHHHH DATA INPUT = 0 L L LLL HHHHHHHH DATA INPUT = 0 L L LLL HHHHHHHH SELECT OUTPUT 0 L L LLH HHHHHHH SELECT OUTPUT 0 L L LHH HHHHHHH SELECT OUTPUT 1 L L HH HHHHHHH SELECT OUTPUT 3 L L HHH HHHHHHH SELECT OUTPUT 4 L L HHH HHHHHHH SELECT OUTPUT 5 L L HHH HHHHHHH SELECT OUTPUT 6 L L HHH HHHHHHH SELECT OUTPUT 6 L L HHH HHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLE5P8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW EMABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	H	H	HHL	LHLLLLL	SELECT OUTPUT 6	¥2 3 4	14 PO
L H XXX HHHHHHHH DATA INPUT = 0 L L LLL HHHHHHHH SELECT OUTPUT 0 L L LLL HHHHHHHH SELECT OUTPUT 1 L L LLH HHHHHHHH SELECT OUTPUT 2 L L LHH HHHHHHH SELECT OUTPUT 3 L L HHL HHHHHHH SELECT OUTPUT 4 L L HHL HHHHHHH SELECT OUTPUT 5 L L HHL HHHHHHH SELECT OUTPUT 5 L L HHL HHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLE5P8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	H	H	HHH	HLLLLLL	SELECT OUTPUT 7	Y3 A AND	12 21
L L LLL HHHHHHHL SELECT OUTPUT 0 L L LLH HHHHHHHL SELECT OUTPUT 1 L L LHL HHHHHHHH SELECT OUTPUT 2 L L HLL HHHHHHHH SELECT OUTPUT 3 L L HLL HHHHHHHH SELECT OUTPUT 4 L L HLL HHHHHHH SELECT OUTPUT 5 L L HLL HHHHHHH SELECT OUTPUT 6 L L HHL HLHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLE5P8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	L	H	XXX	ннннннн	DATA INPUT = $0$	GATE	- /8X* C2 13
L L LLH HHHHHLH SELECT OUTPUT 1 L L LHL HHHHHLHH SELECT OUTPUT 2 L L LHL HHHHHHLHH SELECT OUTPUT 3 L L HLH HHHHHHH SELECT OUTPUT 4 L L HLH HHHHHHH SELECT OUTPUT 5 L L HHL HHHHHHH SELECT OUTPUT 6 L L HHL HHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLESP8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	L	L	LLL	HHHHHHHL	SELECT OUTPUT 0	Y4 5 ARRA	Y 12 S2
L L LHL HHHHHLHH SELECT OUTPUT 2 L L LHH HHHHLHH SELECT OUTPUT 3 L L HLL HHHLHHH SELECT OUTPUT 4 L L HLH HHLHHHH SELECT OUTPUT 5 L L HHL HLHHHHH SELECT OUTPUT 6 L L HHL HLHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLE5P8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS, CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	L	L	LLH	HHHHHHLH	SELECT OUTPUT 1		E wormerens
L L HH HHHHHHH SELECT OUTPUT 3 L L HLL HHHHHHH SELECT OUTPUT 4 L L HLL HHHHHHH SELECT OUTPUT 5 L L HLH HHHHHHH SELECT OUTPUT 5 L L HHL HLHHHHHH SELECT OUTPUT 6 L L HHH LHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLE5P8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	L	L	LHL	HHHHHLHH	SELECT OUTPUT 2	<sup>13</sup> 6	11 S1
L L HLL HHHLHHHH SELECT OUTPUT 4 L L HLH HHLHHHH SELECT OUTPUT 5 L L HLH HHLHHHHH SELECT OUTPUT 6 L L HHL HLHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLE5P8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	L	L	LHH	ННННЦННН	SELECT OUTPUT 3	Y6 7	10 50
L L HLH HHLHHHHH SELECT OUTPUT 5 L L HHL HLHHHHHH SELECT OUTPUT 6 L L HHL HLHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLE5P8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	L	L	HLL	НННЦНННН	SELECT OUTPUT 4		
L L HHL HLHHHHHH SELECT OUTPUT 6 L L HHH LHHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLE5P8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	L	L	HLH	ННЦННННН	SELECT OUTPUT 5	GND 8	9 Y7
L L HHH LHHHHHHH SELECT OUTPUT 7 ESCRIPTION HIS PLESP8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	L	L	HHL	ньннннн	SELECT OUTPUT 6	within all strategy in the	CITES NO STRUCTURE OF S
ESCRIPTION HIS PLE5P8 IMPLEMENTS AN EXPANDABLE 3-TO-8 DEMULTIPLEXER. THE DEVICE EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0) SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E). IN ASSIGNMENTS: . PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW. . DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	L	L	HHH	LHHHHHHH	SELECT OUTPUT 7		
<ul> <li>EMULTIPLEXES THREE SELECT INPUT SIGNALS (S2-S0) INTO EIGHT OUTPUTS (Y7-Y0)</li> <li>SING THE INPUT DI WITH POLARITY SELECT PO. SINCE THE DEVICE HAS THREE-STATE</li> <li>UTPUTS, IT CAN BE EXPANDED USING THE ACTIVE LOW ENABLE PIN (/E).</li> <li>IN ASSIGNMENTS:</li> <li>. PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW.</li> <li>. DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW.</li> <li>. S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO.</li> <li>. Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.</li> </ul>	DES THI	CRI S P	PTION LE5P8	IMPLEMENTS	AN EXPANDABLE 3-TO-8 DE	G O TOSMI MULTIPLEXER. THE DEV	A TUANI TOS. BER ICE
<ul> <li>SING THE INFOLDIT WITH FORALTIT SELECT FO. SINCE THE DEVICE HAD THAN DIVIDUAL DIVIDU</li></ul>	DEM	ULT	I PLEX	ES THREE SEL	ECT INPUT SIGNALS (S2-S	0) INTO EIGHT OUTPUTS	(Y7-Y0) HREE-STATE
<ul> <li>IN ASSIGNMENTS:</li> <li>PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW.</li> <li>DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW.</li> <li>S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO.</li> <li>Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.</li> </ul>	OUT	PUT	S. IT	CAN BE EXPA	NDED USING THE ACTIVE I	OW ENABLE PIN (/E).	
<ul> <li>IN ASSIGNMENTS:</li> <li>PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW.</li> <li>DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW.</li> <li>S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO.</li> <li>Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.</li> </ul>						Ci7 Fi7 X X	
<ul> <li>PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW.</li> <li>DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW.</li> <li>S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO.</li> <li>Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.</li> </ul>	PIN	AS	SIGNM	ENTS:			
<ul> <li>PO HIGH INDICATES OUTPUT IS ACTIVE HIGH. LOW INDICATES OUTPUT IS ACTIVE LOW.</li> <li>DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW.</li> <li>S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO.</li> <li>Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.</li> </ul>							
. DI DATA INPUT (DEMULTIPLEXING INPUT). ACTIVE LOW IF PO IS LOW. . S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	1.	PO		HIGH INDICAT ACTIVE LOW.	ES OUTPUT IS ACTIVE HIG	H. LOW INDICATES OUT	PUT IS
. S2-S0 SELECT PINS. S2 IS THE MOST SIGNIFICANT BIT. ACTIVE HIGH REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	2.	DI		DATA INPUT (	DEMULTIPLEXING INPUT).	ACTIVE LOW IF PO IS	LOW.
REGARDLESS OF PO. . Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.	3.	S2-	S0	SELECT PINS.	S2 IS THE MOST SIGNIE	ICANT BIT. ACTIVE HIG	H
. Y7-Y0 OUTPUTS. CAN BE ACTIVE HIGH OR ACTIVE LOW DEPENDING ON PO. ACTIVE LOW IF PO IS LOW.				REGARDLESS O	F PO.		
	4.	¥7-	01 01	OUTPUTS. CA ACTIVE LOW I	N BE ACTIVE HIGH OR ACT F PO IS LOW.	IVE LOW DEPENDING ON	PO.

OPERATIONS TABLE: S PO DI S2-S0 Y7-Y0 OPERATION 3 ------LH ХН OUTPUTS HIGH H H S DEMUX DEMUX ACTIVE HIGH PO-EXPANDABLE 3-TO-8 S /DEMUX L DEMUX ACTIVE LOW L DEMULTIPLEXER DI-0-- Ē OUTPUTS LOW H L X L 18

MMI SANTA CLARA, CALIFORNIA .ADD SX SY AL BL CL DL A2 B2 C2 D2 .DAT XL YL X2 Y2

TO DI SS SI SO Y7 Y6 Y5 Y4 Y3 Y2 YI Y

b IBAGMACY2			
X1 = /SX* A1 ; SELECT INPUT A1			
+ SX* B1 ; SELECT INPUT B1			
Y1 = /SY* C1 ; SELECT INPUT C1			
+ SY* Dl ; SELECT INPUT Dl			
	SELECT OUTPUT 4		
X2 = /SX* A2 ; SELECT INPUT A2			
+ SX* B2 ; SELECT INPUT B2			
Y2 = /SY* C2 ; SELECT INPUT C2			
+ SY* D2 ; SELECT INPUT D2			
DESCRIPTION			
SINGAL TION			

THIS IS AN EXAMPLE OF TWO INDEPENDENT 2-TO-1 MULTIPLEXERS USING A PLE10P4. THE DEVICE WILL SWITCH BETWEEN TWO PAIRS OF 2-BIT INPUTS (A, B AND C, D), AS DETERMINED BY THE TWO SELECT LINES (SX, SY), FOR OUTPUT THROUGH TWO PAIRS OF 2-BIT OUTPUTS (X AND Y). THREE-STATE OUTPUTS ARE ALSO PROVIDED WITH TWO ACTIVE LOW ENABLE PINS (/E1 AND /E2). THE FUNCTIONS OF THE DEVICE ARE SUMMARIZED IN THE TABLE BELOW:

SEL	ECT	IN	PUT	Α,	В	IN	PUT	с,	D		OUT	PUT	x,	Y		
S	S	A	A	B	B	C	C	D	D	SOULC.	X	Y	X	Y		
х	Y	1	2	1	2	1	2	1	2	2-1 <sup>(0)</sup>	1	1	2	2	FUNCTION	
L	L	Al	A2	x	x	Cl	C2	x	x	NOT S	Al	C1	A2	C2	SELECT A, C	TI 13
L	H	Al	A2	X	x	Х	Х	Dl	D2	1	Al	Dl	A2	D2	SELECT A, D	
H	L	х	х	Bl	B2	C1	C2	Х	х	1	Bl	·B2	C1	C2	SELECT B, C	
H	H	х	x	<b>B1</b>	B2	X	X	Dl	D2	1	Bl	Dl	B2	D2	SELECT B, D	



PLE10P4		PLE	CIRCUIT DES	SIGN SPECIFICATIO	NINABAS	
P5005				S. HORIKO 04/29/8	34	
UAD 2:1 M	ULTIPLEXER WI	TH POLARITY	CONTROL			
MI JAPAN		OFTIGO YTTS				
ADD SEL P	OL AO AL A2 A	3 BO B1 B2	3 TIS-1 OWF			
DAT YO Y1	Y2 Y3 YA AN	O YE DEVIN				
	ITY IS FALSE.		S SELECTED.	P THE INPUT SIGNAL 1		
0 = /SEL*	/POL*/A0	. din	SELECT INPUT	/A0 (COMP)		
+ /SEL*	POL* AO	;	SELECT INPUT	A0 (TRUE)		
+ SEL*	/POL*/B0	ACTIVE LOW	SELECT INPUT	/BU (COMP)		
+ SEL*	DOT* BO	;	SELECT INPUT	BO (TRUE)	THE FO	
V1 - /CPT *	/DOT * /31		TIDIT	(A1 (COMP)		
11 - / SEL"	POL"/AL	,	ELECT INFUT	Al (TODIF)		
+ / SEL	/DOI * /DI	,	FIECT INFUT	/PI (COMP)		
+ SEL*	POL* BI	,	FLECT INPUT	BI (TPIIE)		
1 DEL	TOT DI	,	MILLOI INFUI	DI (INOI)		
V2 = /GET *	/POT.* /22		ELECT INDIT	A2 (COMP)		
+ /CET *	POL* A2	1	ELECT INDUT	A2 (TRIE)		
+ CFL*	/DOL * /B2		FLECT INDUT	/B2 (COMP)		
+ SEL	POL* B2		FLECT INDUT	B2 (TRIE)		
+ DEL.	FOT. PS	,	DEDECT INFOI	B2 (IROE)		
Y3 = /SEL*	POL*/A3	;	SELECT INPUT	/A3 (COMP)		
+ /SEL*	POL* A3		SELECT INPUT	A3 (TRUE)		
+ SEL*	POL*/B3	;	SELECT INPUT	/B3 (COMP)		
+ SEL*	POL* B3	7	SELECT INPUT	B3 (TRUE)		
			geministering pl	country .		
FUNCTION 1	TABLE		y Int			
CET DOT NO		D1 D2 D2 V0	V1 V2 V2			
SEL PUL AU	AL AZ AS BU	BI BZ BJ IU	11 12 13			
: SELECT	AAAA BBBB	YYYY				
SEL POL	0123 0123	0123	COMMENTS			
L L	LLLL XXXX	нннн	SELECT COMP	INPUT /A=00		
L L	LHLH XXXX	HLHL	SELECT COMP	INPUT /A=05		
L L	HLHL XXXX	LHLH	SELECT COMP	INPUT /A=10		
L L	нннн хххх	LLLL	SELECT COMP	INPUT /A=15		
L H	LLLL XXXX	LLLL	SELECT TRUE	INPUT A=00		
L H	LHLH XXXX	LHLH	SELECT TRUE	INPUT A=05		
L H	HLHL XXXX	HLHL	SELECT TRUE	INPUT A=10		
L H	НННН ХХХХ	НННН	SELECT TRUE	INPUT A=15		
H L	XXXX LLLL	НННН	SELECT COMP	INPUT /B=00		
H L	XXXX LHLH	HLHL	SELECT COMP	INPUT /B=05		
H L	XXXX HLHL	LHLH	SELECT COMP	INPUT /B=10		
H L	XXXX HHHH	LLLL	SELECT COMP	INPUT /B=15		
H H	XXXX LLLL	LLLL	SELECT TRUE	INPUT B=00		
H H	XXXX HLHL	HLHL	SELECT TRUE	INPUT B=05		

8

Monolithic III Memories

SELECT TRUE INPUT B=10

SELECT TRUE INPUT B=15 -----

H

H

H

H XXXX LHLH

XXXX HHHH

HLHL

LHLH

HHHH

QUAD 2:1 MULTIPLEXER WITH POLARITY CONTROL (cont'd)

#### DESCRIPTION

THIS IS AN EXAMPLE OF A QUAD 2:1 MULTIPLEXER WITH POLARITY CONTROL IMPLEMENTED IN A PLE10P4. THE DEVICE SELECTS BETWEEN TWO 4-BIT INPUTS (A1-A4 AND B1-B4) WHICH ARE DIRECTED TO ONE 4-BIT OUTPUT (Y1-Y4) AS DETERMINED BY ONE INPUT SELECT LINE (SEL) AND POLARITY CONTROL (POL). WHEN POLARITY IS TRUE (POL=HIGH), THE TRUE OF THE INPUT SIGNAL IS SELECTED. WHEN POLARITY IS FALSE (POL=LOW), THE COMPLEMENT OF THE INPUT SIGNAL IS SELECTED.

THE PLE10P4 ALSO FEATURES THREE-STATE OUTPUTS WITH TWO ACTIVE LOW ENABLE PINS (/E1 AND /E2). THE FUNCTION IS SUMMARIZED BELOW:



Monolithic III Memories

8-16

PLE5P8 P5006 HEXADECIMAL TO SI MMI SANTA CLARA,	EVEN SEGMENT I CALIFORNIA	PLE	CIRCUI	T DESIG ULRII	N SPI K MUEL	ECIF	ICA 04/2	TION 9/84	r Mal T NOI	
.ADD A B C D LT .DAT /OA /OB /OC	/OD /OE /OF	/OG /DP								
OA = B* /D + B* C + /A* /C*/D	; SEGME	NT A		r an Leo 47 SINC VIDED TO TED) BY			ALEED NON ALE TI ALE TI	1 270 875 - 1 841 - 7 81 - 7		
+ A* C*/D + /A* D										
+ /B*/C* D										
+	LT ; IF LT	H MAKE BLANK	TEST ON	SEGMENT	A		TUY			
OB = /C*/D	; SEGME	NT B								
+ A* B* /D									E.	1 0
+ A*/B* D										
+ /A* /C										
+ 9	LT ; IF LT	H MAKE BLANK	TEST ON	SEGMENT	B	1			I.	
OC = /C*D	; SEGME	NT C								
+ A*/B										
+ C*/D					ABCUBA					
+ /B* /D						1				
+	LT ; IF LT	H MAKE BLANK	TEST ON	SEGMENT	C					1 8
					ADER					
OD = /A*/B*/C	; SEGME	NT D					L H			
+ /B* D										
+ A*/B* C										
+ A* B*/C		Algona Lines In Arrange					K			
+ /A* B* /D										
+	LT ; IF LT	H MAKE BLANK	TEST ON	SEGMENT	D					
OE = /A* /C	; SEGME	NT E								
+ /A* B										
+ A* B* D		C DECODER								
+	LT ; IF LT	H MAKE BLANK	TEST ON	SEGMENT	Е					
$OF = /A^*/B$ $+ /B^* C^*/D$	; SEGMEI	NT F								
+ /C* D										
+ B* D										
+ /A* B* C										
+	LT ; IF LT:	H MAKE BLANK	TEST ON	SEGMENT	F					
00 - 01/0			YASSA							
+ /A* R	7 SEGMEI	YI G		and see						
+ /C* D										
+ A* D										
+ /B* C*/D										
+	LT ; IF LT:	H MAKE BLANK	TEST ON	SEGMENT	G					
DP = LT	; TURNS	DP ON ONLY W	HEN LT=H							

Monolithic

8

#### DESCRIPTION

THIS EXAMPLE ILLUSTRATES THE USE OF A PLE5P8 AS A HEXADECIMAL TO SEVEN SEGMENT DECODER. THE DEVICE DECODES A 4-BIT BINARY INPUT (D,C,B,A) INTO THE SEVEN SEGMENT OUTPUTS NEEDED TO DRIVE AN LED DISPLAY. NOTE THAT THIS DESIGN IS AN IMPROVEMENT FROM THE 74LS47 SINCE ALL 16 HEXADECIMAL DIGITS (0-F) CAN BE DISPLAYED. A LAMP TEST IS PROVIDED TO ILLUMINATE ALL SEVEN SEGMENTS AND THE DECIMAL POINT (IF DP IS CONNECTED) BY BRINGING LAMP TEST HIGH (LT=HIGH) REGARDLESS OF THE OTHER BINARY INPUTS. THREE-STATE OUTPUTS ARE ALSO PROVIDED WITH ONE ACTIVE LOW ENABLE PIN (/E).

IN	IPUT	1		]	[N]	<b>PU</b>	Г	1	SEGMENT	1	OUTPUT	
DI	GIT	!	LT	D	С	В	A	1	ON	1	DISPLAY	
	0	!	L	L	L	L	L	1	ABCDEF	!	0	
	1	1	L	L	L	L	H	1	BC	1	1	
	2	1	L	L	L	H	L	1	ABDEG	1	2	
	3	1	L	L	L	H	н	1	ABCDG	1	3	
	4	!	L	L	H	L	L	1	BCDFG	1	DEE 410 TEET	
	5	1	L	L	H	L	H	1	ACDFG	1	5	
	6	1	L	L	H	H	L	1	ACDEFG	1	6	
	7	1	L	L	H	H	H	1	ABC	1	7	
	8	1	L	H	L	L	L	1	ABCDEFG	l	8	
	9	1	L	H	L	L	H	1	ABCFG	1	9	
	A	1	L	H	L	н	L	1	ABCEFG	1	A	
	В	1	L	H	L	H	H	1	CDEFG	1	b	
	C	1	L	H	H	L	L	1	ADEF	1	C	
	D	1	L	H	H	L	H	1	BCDEG	!	d	
	Е	!	L	H	H	H	L	1	ADEFG	!	E	
	F	1	L	H	H	H	H	1	AEFG	1	F	
	X	1	H	X	Х	Х	х	1	ABCDEFG	1	8 *	
												1

IDENTIFICATION A B G C Ε

D

SEGMENT

CHARACTER SET

\* BLANK TEST OF DISPLAY







DP



PLE CIRCUIT DESIGN SPECIFICATION PLE5P8 VINCENT COLI 02/03/82 P5007 5-BIT BINARY TO BCD CONVERTER MMI SANTA CLARA, CALIFORNIA .ADD BIO BIL BI2 BI3 BI4 .DAT BOO BO1 BO2 BO3 B10 B11 B12 B13 B00 = BI0; CONVERT FIRST BIT OF 0 DECIMAL (LSB) B01 = /BI4\*/BI3\* BI1 ; CONVERT SECOND BIT OF 0 DECIMAL + /BI4\* BI3\* BI2\*/BI1 + BI4\* BI3\*/BI2\* BI1 + BI4\*/BI3\*/BI2\*/BI1 + /BI3\* BI2\* BI1 B02 = /BI4\*/BI3\* BI2 ; CONVERT THIRD BIT OF 0 DECIMAL + /BI4\* BI2\* BI1 + BI4\* BI3\*/BI2 + BI4\*/BI3\*/BI2\*/BI1 B03 = /BI4\* BI3\*/BI2\*/BI1 ; CONVERT FOURTH BIT OF 0 DECIMAL + BI4\* BI3\* BI2\*/BI1 + BI4\*/BI3\*/BI2\* BI1 B10 = /BI4\* BI3\* BI1 ; CONVERT FIRST BIT OF 1 DECIMAL + /BI4\* BI3\* BI2 + BI3\* BI2\* BI1 + BI4\*/BI3\*/BI2 B11 = BI4\* BI3 ; CONVERT SECOND BIT OF 1 DECIMAL + BI4\* BI2 B12 = BI4\*/BI4 ; CONVERT THIRD BIT OF 1 DECIMAL B13 = BI4\*/BI4 ; CONVERT FOURTH BIT OF 1 DECIMAL (MSB) **5-BIT BINARY** TO BCD CONVERTER PLE5P8 16 VCC B00 1 15 E B01 2 0 BINARY TO 4/B1 TWO 5-BIT BI 5 BCD BINARY BCD CONVERTER 4/ B0 DIGITS B02 3 14 BI4 CODE B03 4 AND 13 BI3 OR B04 5 GATE 12 BI2 11 BI1 B05 6 B06 7 10 BIO GND 8 9 B07

Monolithic

8-20

4-DIT DIVART TO BED CONVENTER (CONTO)

### FUNCTION TABLE

BI4 BI3 BI2 BI1 BI0 B13 B12 B11 B10 B03 B02 B01 B00

; ADE	RESS	DA	TA									
;BIN	IARY	BCD 1	BCD 0	DES	SCR	IP	FION					
;43	210	3210	3210	(DEC]	MA	L '	VALUE)	1.1				
LL	LLL	LLLL	LLLL			0						
LL	LLH	LLLL	LLLH			1						
LL	LHH	LLLL	LLHH			3						
LL	LHL	LLLL	LLHL		200	2						
LL	HHL	LLLL	LHHL		1.1	6						
LL	HHH	LLLL	LHHH			7						
LL	HLH	LLLL	LHLH			5						
LL	HLL	LLLL	LHLL			4						
;												
LH	LLL	LLLL	HLLL			8						
LH	LLH	LLLL	HLLH			9			AL ALGER			
LH	LHH	LLLH	LLLH		1	1						
LH	LHL	LLLH	LLLL		1	0						
LH	HHL	LLLH	LHLL		1	4						
LH	HHH	LLLH	LHLH		1	5						
LH	HLH	LLLH	LLHH		1	3						
LH	HLL	LLLH	LLHL		1	2						
;												
HL	LLL	LLLH	LHHL		1	6						
HL	LLH	LLLH	LHHH		1	7						
HL	LHH	LLLH	HLLH		1	9						
HL	LHL	LLLH	HLLL		1	8						
HL	HHL	LLHL	LLHL		2	2						
HL	HHH	LLHL	LLHH		2	3						
HL	HLH	LLHL	LLLH		2	1						
HL	HLL	LLHL	LLLL		2	0						
;												
HH	LLL	LLHL	LHLL		4	4						
HH	LLH	LLHL	LHLH		2	5						
HH	LHH	LLHL	LHHH		2	2						
HH	LHL	LLHL	LHHL		4	0						
HH	HHL	LLHH			3	0						
HH	HHH	LLHH	HLLL R		2	0						
HH	нын	LLHL	HLLH		2	9						
HH	HLL		нььь			0		-				

DESCRIPTION

THIS 5-BIT BINARY TO 2-DIGIT BCD CONVERTER IS IMPLEMENTED IN A PLE5P8 LOGIC CIRCUIT. THE DEVICE ACCEPTS A 5-BIT BINARY INPUT (BI) AND CONVERTS THIS INTO TWO 4-BIT BINARY CODED DECIMAL (BCD) OUTPUTS (B1 AND B0).

THREE-STATE OUTPUTS ARE ALSO PROVIDED WITH ONE ACTIVE LOW ENABLE PIN (/E).

8

NVERT GO (LSB) NVERT G1 NVERT G2	813 812 83 25 25 0 2210 2210 5.555 5.656 5.656	BI1 BI0 BCD 1 BCD 1 3210 LLLL LLLL	ADRESS ADRESS BINARY 43 210 LL LLL LL LLL
NVERT GO (LSB) NVERT Gl NVERT G2		9CD 1 3210 LLLL LLLL	BINARY BINARY 43 210 LL LLL LL LLR
NVERT GO (LSB) NVERT Gl NVERT G2			43 210 LL LLL LL LLH
NVERT GL NVERT G2			LL LL HL LL
NVERT GI			
NVERT G2			
AVERT GZ			
NVERT G3 (MSB)			
		TTTT	
			HIH JJ
			DL HEE
B3-B0) INTO A 4	BIT		
	FAIDH		
	Philadel.		
TO OD IV			
IO GRAY			
NVERIER		817.7.7	
5P8	HOUR.T		
16 VCC			
	LIHL		
3	HHJJ		
14 UNUSED	BJJJ		
D 13 B3			
TE E			
AY 12 B2			
11 R1			
10 B0			
5 NC			
	B3-B0) INTO A 4 TO GRAY NVERTER 5P8 16 vcc 14 UNUSED 13 B3 TE 14 UNUSED 13 B3 16 P 17 B1 10 B0 9 NC	B3-B0) INTO A 4-BIT	B3-B0) INTO A 4-BIT TO GRAY NVERTER 598 16 vcc 13 B3 12 B2 11 B1 10 B0 3 Nc 11 B1 10 B0 3 Nc 11 B1 11 B1 11 B1 11 B1 11 B1 12 B2 11 B1 12 B2 11 B1 11

**Random Logic** 



8



8-BIT PRIORITY ENCODER (cont'd) DESCRIPTION

THIS 8-BIT PRIORITY ENCODER SCANS FOR THE FIRST HIGH INPUT LINE (17-10) FROM 17 (WHICH HAS THE HIGHEST PRIORITY) TO 10 (WHICH HAS THE LOWEST PRIORITY). IT WILL GENERATE A BINARY ENCODED OUTPUT (S2-S0) WHICH WILL POINT TO THE HIGHEST PRIORITY INPUT WHICH IS AT A HIGH STATE.

IF NO INPUT LINES ARE HIGH (17-10=LOW), THEN THE BINARY ENCODED OUTPUTS WILL BE ZERO (S2-S0=LOW) AND THE ENABLE OUTPUT WILL BE HIGH (EN=HIGH) INDICATING A CARRY OUT TO THE NEXT PRIORITY ENCODER. THE OUTPUT ENABLE WILL BE LOW (EN=LOW) IF ANY OF THE INPUT LINES ARE HIGH.

THE PLE8P4 ALSO HAS THREE-STATE OUTPUTS WITH TWO ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/E1 AND /E2).



#### DESCRIPTION



PLE CIRCUIT DESIGN SPECIFICATION PLE8P4 ULRIK MUELLER 04/01/83 P5011 4-BIT MAGNITUDE COMPARATOR MMI SANTA CLARA, CALIFORNIA MMI SANTA CLARA, CALIFORNIA .ADD AO AL A2 A3 BO BL B2 B3 .DAT EQ NE LT GT EQ = A3:\*:B3 \* A2:\*:B2 \* A1:\*:B1 \* A0:\*:B0 ; A = B NE = A3:+:B3 + A2:+:B2 + A1:+:B1 + A0:+:B0 ; A NOT = B LT = /A3 \* B3 NOI SA LIN BARANA TOTTO HAT; A3 LT B3 + A3:\*:B3 \* /A2 \* B2 ; A2 LT B2 + A3:\*:B3 \* A2:\*:B2 \* /A1 \* B1 ; A1 LT B1 + A3:\*:B3 \* A2:\*:B2 \* A1:\*:B1 \* /A0 \* B0 ; A0 LT B0 ; Al LT Bl GT = A3 \*/B3; A3 GT B3 + A3:\*:B3 \* A2:\*:B2 \* A1 \*/B1 + A3:\*:B3 \* A2 \*/B2 ; A2 GT B2 ; Al GT Bl + A3:\*:B3 \* A2:\*:B2 \* A1:\*:B1 \* A0 \*/B0 ; A0 GT B0

#### DESCRIPTION

THIS PLE8P4 COMPARES TWO 4-BIT NUMBERS (A3-A0 AND B3-B0) TO ESTABLISH IF THEY ARE EQUAL (A = B THEN EQ=H), NOT EQUAL (A NOT = B THEN NE=H), LESS THAN (A LT B THEN LT=H), OR GREATER THAN (A GT B THEN GT=H) AND REPORTS THE COMPARISON STATUS ON THE OUTPUTS (EQ, NE, LT, GT) AS ILLUSTRATED IN THE OPERATIONS TABLE BELOW.

THE PLE8P4 ALSO FEATURES THREE-STATE OUTPUTS WITH TWO ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/E1 AND /E2).

INPO	JT N	JMB	ERS	COMPA	RISO	N S	TATUS	
A3-1	40	B3-	-B0	EQ	NE	LT	GT	OPERATION
A	=		B	н	L	L	L	COMPARE A EQUAL TO B
A	NOT	= )	в	L	H	X	X	COMPARE A NOT EQUAL TO B
A	LT	1	B	L	H	H	L	COMPARE A LESS THAN B
A	GT	1	B	L	H	L	H	COMPARE A GREATER THAN B





8-26

PLE CIRCUIT DESIGN SPECIFICATION PLE12P4 P5012 POITADISIOSSE NDIESE TIUDSID BUS VINCENT COLI 10/16/83 6-BIT MAGNITUDE COMPARATOR MMI SANTA CLARA, CALIFORNIA ADD AO AL AZ A3 A4 A5 BO BL B2 B3 B4 B5 .DAT EO NE LT GT EO = A5:\*:B5 \* A4:\*:B4 \* A3:\*:B3 \* A2:\*:B2 \* A1:\*:B1 \* A0:\*:B0 ; A = B NE = A5:+:B5 + A4:+:B4 + A3:+:B3 + A2:+:B2 + A1:+:B1 + A0:+:B0 ; A NOT= B + A5:\*:B5 \* /A4 \* B4 + A5:\*:B5 \* A4:\*:B4 \* /A3 \* B3 ; A3 LT B3 + A5:\*:B5 \* A4:\*:B4 \* A3:\*:B3 \* /A2 \* B2 ; A2 LT B2 + A5:\*:B5 \* A4:\*:B4 \* A3:\*:B3 \* A2:\*:B2 \* /A1 \* B1 ; A1 LT B1 + A5:\*:B5 \* A4:\*:B4 \* A3:\*:B3 \* A2:\*:B2 \* A1:\*:B1 \* /A0 \* B0 ; A0 LT B0 109 \$ SA \$ 100; A5 GT B5 GT = A5 \*/B5+ A5:\*:B5 \* A4:\*:B4 \* A3 \*/B3 ; A4 GT B4 + A5:\*:B5 \* A4 \*/B4 

 + A5:\*:B5 \* A4:\*:B4 \* A3 \*/B3
 ; A3 GT B3

 + A5:\*:B5 \* A4:\*:B4 \* A3:\*:B3 \* A2 \*/B2
 ; A2 GT B2

 + A5:\*:B5 \* A4:\*:B4 \* A3:\*:B3 \* A2:\*:B2 \* A1 \*/B1
 ; A1 GT B1

 + A5:\*:B5 \* A4:\*:B4 \* A3:\*:B3 \* A2:\*:B2 \* A1 \*/B1
 ; A1 GT B1

 + A5:\*:B5 \* A4:\*:B4 \* A3:\*:B3 \* A2:\*:B2 \* A1:\*:B1 \* A0 \*/B0 ; A0 GT B0 DESCRIPTION THIS PLE12P4 COMPARES TWO 6-BIT NUMBERS (A5-A0 AND B5-B0) TO ESTABLISH IF THEY ARE EQUAL (A = B THEN EQ=H), NOT EQUAL (A NOT = B THEN NE=H), LESS THAN (A LT B THEN LT=H), OR GREATER THAN (A GT B THEN GT=H) AND REPORTS THE COMPARISON STATUS ON THE OUTPUTS (EQ, NE, LT, GT) AS ILLUSTRATED IN THE OPERATIONS TABLE BELOW. THE PLE12P4 ALSO FEATURES THREE-STATE OUTPUTS WITH TWO ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/E1 AND /E2). A5-A0 B5-B0 RE LT GT OPERATION STATISTICS (5 0 A) 1400 384 6-BIT MAGNITUDE A = B H L L L COMPARE A EQUAL TO B COMPARATOR A NOT = B L H X X COMPARE A NOT EQUAL TO B PLE12P4 A LT B L H H L COMPARE A LESS THAN B A GT B L H L H COMPARE A GREATER THAN B B2 1 20 VCC B1 2 19 B3 18 B4 B0 3 A5 4 EQ HOR TRA 9500 17 B5 A-TWO A4 5 AND 16 E1 -NE 6-BIT 6-BIT COMPARISON **NR** MAGNITUDE INPUT STATUS GATE COMPARATOR 15 E2 A3 6 NUMBERS -LT ARRAY R A2 7 14 EQ GT A1 8 13 NE A0 9 12 LT GND 10 11 GT Monolithic 8-27

PLE9P4 PLE CIRCUIT DESIGN SPECIFICATION COLI/MUELLER 09/09/84 P5011A 4-BIT MAGNITUDE COMPARATOR WITH POLARITY CONTROL ADD AO AL AZ A3 BO BL B2 B3 POL .DAT EO NE LT GT EQ = A3:\*:B3\* POL \* A2:\*:B2\* POL \* A1:\*:B1\* POL \* A0:\*:B0\* POL ; A EQ B + A3:+:B3\*/POL \* A2:+:B2\*/POL \* A1:+:B1\*/POL \* A0:+:B0\*/POL ; A /EQ B NE = A3:+:B3\* POL + A2:+:B2\* POL + A1:+:B1\* POL + A0:+:B0\* POL ; A NE B + A3:\*:B3\*/POL + A2:\*:B2\*/POL + A1:\*:B1\*/POL + A0:\*:B0\*/POL ; A /NE B = /A3 \* B3\* POL ; A3 LT B3 + A3:\*:B3\* POL \* /A2 \* B2\* POL ; A3 LT B3 LT = /A3 \* B3\* POL+ A3:\*:B3\* POL \* /A2 \* B2\* POL + A3:\*:B3\* POL \* A2:\*:B2\* POL \* /A1 \* B1\* POL + A3:\*:B3\* POL \* A2:\*:B2\* POL \* /A1 \* B1\* POL + A3:\*:B3\* POL \* A2:\*:B2\* POL \* A1:\*:B1\* POL \* /A0 \* B0\* POL + A3 \*/B3\*/POL + A3 \*/B3\*/POL ; A3 /LT B3 ; A2 /LT B2 A3:\*:B3\*/POL \* A2 \*/B2\*/POL ; Al /LT Bl + A3:\*:B3\*/POL \* A2:\*:B2\*/POL \* A1 \*/B1\*/POL + A3:\*:B3\*/POL \* A2:\*:B2\*/POL \* A1:\*:B1\*/POL \* A0 \*/B0\*/POL ; A0 /LT B0 + A3:\*:B3\*/POL + A2:\*:B2\*/POL + A1:\*:B1\*/POL + A0:\*:B0\*/POL ; A /LT B GT = A3 \*/B3\* POL : A3 GT B3 ; A2 GT B2 + A3:\*:B3\* POL \* A2 \*/B2\* POL + A3:\*:B3\* POL \* A2:\*:B2\* POL \* A1 \*/B1\* POL ; Al GT Bl + A3:\*:B3\* POL \* A2:\*:B2\* POL \* A1:\*:B1\* POL \* A0 \*/B0\* POL ; A0 GT B0 + /A3 \* B3\*/POL ; A3 /GT B3 + A3:\*:B3\*/POL \* /A2 \* B2\*/POL ; A1 \* B1\*/POL ; A2 /GT B2 + A3:\*:B3\*/POL \* A2:\*:B2\*/POL \* /A1 \* B1\*/POL ; A1 /GT B1 + A3:\*:B3\*/POL \* A2:\*:B2\*/POL \* A1:\*:B1\*/POL \* /A0 \* B0\*/POL ; A0 /GT B0 + A3:\*:B3\*/POL + A2:\*:B2\*/POL + A1:\*:B1\*/POL + A0:\*:B0\*/POL ; A /GT B DESCRIPTION TOATON ONE PILW ETGENO ATATE SEGURARY ORDA ATELENT SET THIS PLE9P4 COMPARES TWO 4-BIT NUMBERS (A3-A0 AND B3-B0) TO ESTABLISH IF THEY ARE EQUAL (A EQ B), NOT EQUAL (A NE B), LESS THAN (A LT B), OR GREATER THAN (A GT B). THE COMPARISON STATUS IS REPORTED WITH ACTIVE-HIGH POLARITY (EQ, NE, LT, GT) WHEN THE POLARITY CONTROL INPUT IS TRUE (POL=H) AND WITH ACTIVE-LOW POLARITY (/EQ, /NE, /LT, /GT) WHEN THE POLARITY CONTROL INPUT IS FALSE (POL=L). THE PLE8P4 ALSO FEATURES THREE-STATE OUTPUTS WITH ONE ACTIVE-LOW OUTPUT ENABLE CONTROL PIN (/E). OPERATIONS TABLE:

A3-A0	B	3-80		POT. *	FO	NE	T.T	GT	OPERATION
		5-50	1	FOL	БŽ				
A	EQ	в		Н	Н	L	L	L	COMPARE A EQUAL TO B
A	NE	В		H	L	Ħ	Х	X	COMPARE A NOT EQUAL TO
A	LT	В		H	L	H	H	L	COMPARE A LESS THAN B
A	GT	В		Н	L	Ħ	L	H	COMPARE A GREATER THAN
A 	GT	в		н	L	н			OMPARE A GREATER I





VINCENT COLI 06/12/84

PLEIIPS P5013 8-BIT BARREL SHIFTER MMI SANTA CLARA, CALIFORNIA .ADD D0 D1 D2 D3 D4 D5 D6 D7 S0 S1 S2 .DAT 00 01 02 03 04 05 06 07

00	= /S0*/S1*/S2*	DO	;	SHIFT	0	PLACES	
	+ S0*/S1*/S2*	Dl	;	SHIFT	1	PLACES	
	+ /SO* S1*/S2*	D2	;	SHIFT	2	PLACES	
	+ S0* S1*/S2*	D3	;	SHIFT	3	PLACES	
	+ /S0*/S1* S2*	D4	;	SHIFT	4	PLACES	
	+ S0*/S1* S2*	D5	;	SHIFT	5	PLACES	
	+ /SO* S1* S2*	D6	;	SHIFT	6	PLACES	
	+ S0* S1* S2*	D7	;	SHIFT	7	PLACES	
01	= /S0*/S1*/S2*	Dl	;	SHIFT	0	PLACES	
	+ S0*/S1*/S2*	D2	;	SHIFT	1	PLACES	
	+ /SO* S1*/S2*	D3	;	SHIFT	2	PLACES	
	+ S0* S1*/S2*	D4	;	SHIFT	3	PLACES	
	+ /S0*/S1* S2*	D5	;	SHIFT	4	PLACES	
	+ S0*/S1* S2*	D6	;	SHIFT	5	PLACES	
	+ /SO* S1* S2*	D7	;	SHIFT	6	PLACES	
	+ S0* S1* S2*	DO	;	SHIFT	7	PLACES	
02	= /S0*/S1*/S2*	D2	;	SHIFT	0	PLACES	
	+ S0*/S1*/S2*	D3	;	SHIFT	1	PLACES	
	+ /SO* S1*/S2*	D4	;	SHIFT	2	PLACES	
	+ S0* S1*/S2*	D5	;	SHIFT	3	PLACES	
	+ /S0*/S1* S2*	D6	;	SHIFT	4	PLACES	
	+ S0*/S1* S2*	D7	;	SHIFT	5	PLACES	
	+ /SO* S1* S2*	DO	;	SHIFT	6	PLACES	
	+ S0* S1* S2*	Dl	;	SHIFT	7	PLACES	
03	= /S0*/S1*/S2*	D3	;	SHIFT	0	PLACES	
	+ S0*/S1*/S2*	D4	;	SHIFT	1	PLACES	
	+ /SO* S1*/S2*	D5	7	SHIFT	2	PLACES	
	+ S0* S1*/S2*	D6	;	SHIFT	3	PLACES	
	+ /S0*/S1* S2*	D7	;	SHIFT	4	PLACES	
	+ S0*/S1* S2*	DO	7	SHIFT	5	PLACES	
	+ /SO* S1* S2*	Dl	;	SHIFT	6	PLACES	
	+ S0* S1* S2*	D2	;	SHIFT	7	PLACES	
04	= /S0*/S1*/S2*	D4	;	SHIFT	0	PLACES	
	+ S0*/S1*/S2*	D5	7	SHIFT	1	PLACES	
	+ /SO* S1*/S2*	D6	;	SHIFT	2	PLACES	
	+ S0* S1*/S2*	D7	;	SHIFT	3	PLACES	
	+ /S0*/S1* S2*	D0	;	SHIFT	4	PLACES	
	+ S0*/S1* S2*	Dl	;	SHIFT	5	PLACES	
	+ /S0* S1* S2*	D2	;	SHIFT	6	PLACES	
	+ S0* S1* S2*	D3	:	SHIFT	7	PLACES	

Block Disaron

8-BIT BARREL SHIFTER (cont'd)

DESCRIPTION

THE 8-BIT BARREL SHIFTER, IMPLEMENTED IN A PLE11P8, ROTATES EIGHT BITS OF DATA (D7-D0) A NUMBER OF LOCATIONS INTO THE OUTPUTS (O7-O0) AS SPECIFIED BY THE 3-BIT BINARY ENCODED SHIFT CONTROL LINE (S2-S0). THE THREE-STATE OUTPUTS ARE IN A HIGH-Z STATE WHEN ANY ONE OF THE TWO OUTPUT ENABLE PINS (/E1 OR /E1) ARE HIGH.

A POSSIBLE UPGRADE VERSION OF THIS DESIGN IMPLEMENTED IN A PLE12P8 COULD INCLUDE A DIRECTION CONTROL LINE. THIS CONTROL LINE PERMITS THE 8-BIT BARREL SHIFTER TO ROTATE DATA IN EITHER DIRECTION (LEFT OR RIGHT).

**8-BIT BARREL SHIFTER** 



8-BIT BARREL SHIFTER (cont'd)

05 = /S0*/S1*/S2*	D5 ; SHIFT 0	PLACES
+ S0*/S1*/S2*	D6 ; SHIFT 1	PLACES
+ /S0* S1*/S2*	D7 ; SHIFT 2	PLACES 9 A MIL CONTRACTOR OF A STATISTIC AS
+ S0* S1*/S2*	DO ; SHIFT 3	PLACES DETUD HEP OFFIC PROTICION TO ALAMIM A (00-VQ)
+ /S0*/S1* S2*	Dl ; SHIFT 4	PLACES
+ S0*/S1* S2*	D2 ; SHIFT 5	PLACES TO ONE SITE TO SHO THA DEEM STATE S-BOIR A MI
+ /S0* S1* S2*	* D3 : SHIFT 6	PLACES
+ 90* 91* 92	* D4 • SHIFT 7	PLACES
	IN A PLEIZES COULT	A POSSIBLE UPGRADE VERSION OF THIS DESIGN INFLEMENTED
06 = /50 * /51 * /52 *	* D6 • SHIFT 0	PLACES THOS BIRT
+ \$0*/\$1*/\$2*	* D7 • SHIFT 1	PLACES IN MOTORATO SUPPLE AL ADAG ADATOR OF RETAINS
+ /50* 51*/52*	* D0 • SHIFT 2	PLACES
+ \$0* \$1*/\$2	* D1 • SHIFT 3	PLACES
+ /90*/91* 92	* D2 • SHIFT A	DIACES
+ /S0*/S1* S2*	* D3 • SHIFT 5	DIACES
+ /0/* 01* 02	* D4 · SHIFT 6	DLACES
	* D5 • SHIFT 7	7 DLACES
+ 50. 51. 52.		FIRCED
07 = /90 * /91 * /92 *	* D7 • SHIFT 0	DLACES
+ 00*/01*/02	* DO . CHIET 1	DIACES
+ S0*/S1*/S2	* DI . CHIET 2	DIACES
+ 00* 01*/02	* D2 . CUIFT 2	DIACES
+ /0/*/01* 02	* D2 , SHIFT /	DIACES
+ 00*/01* 02	* DA ; SHIFT 4	DIACES
+ /c0* c1* c2	* D5 · CHIFT 6	DIACES
+ 00* 01* 02	* DG , SHIFT O	7 DIACES
+ 50. 51. 52.	, Shiri /	I LACES
FUNCTION TABLE		Tring-
S2 S1 S0 D7 D6 D5	5 D4 D3 D2 D1 D0 07	7 06 05 04 03 02 01 00
; SHIFT INPUT I	DATA OUTPUT DATA	
; SSS DDDDDI	DDD 0000000	
; 210 765432	210 76543210	COMMENTS
LLL HLLLI	LLL HLLLLLL	BARREL SHIFT ONE HIGH 0 PLACES
LLH HLLLI	LLL LHLLLLL	BARREL SHIFT ONE HIGH 1 PLACES
LHL HLLLL	LLL LLHLLLL	BARREL SHIFT ONE HIGH 2 PLACES
LHH HLLLLI	LLL LLLHLLLL	BARREL SHIFT ONE HIGH 3 PLACES
HLL HLLLI	LLL LLLHLLL	BARREL SHIFT ONE HIGH 4 PLACES
HLH HLLLI	LLL LLLLHLL	BARREL SHIFT ONE HIGH 5 PLACES
HHL HLLLI	LLL LLLLLHL	BARREL SHIFT ONE HIGH 6 PLACES
HHH HLLLL	LLL LLLLLLH	BARREL SHIFT ONE HIGH 7 PLACES
LLL LHHHHH	ннн Lннннннн	BARREL SHIFT ONE LOW 0 PLACES
LLH LHHHHI	ннн нгнннннн	BARREL SHIFT ONE LOW 1 PLACES
LHL LHHHH	ннн ннг,ннннн	BARREL SHIFT ONE LOW 2 PLACES
LHH LHHHHI	ннн нннгнннн	BARREL SHIFT ONE LOW 3 PLACES
HLL LHHHHI	ннн ннннцннн	BARREL SHIFT ONE LOW 4 PLACES
HLH LHHHHH	ннн нннннгнн	BARREL SHIFT ONE LOW 5 PLACES
HHL LHHHH	ннн ннннннцн	BARREL SHIFT ONE LOW 6 PLACES
ннн гннни	ннн нннннннг	BARREL SHIFT ONE LOW 7 PLACES

F	PLE	11	P4							PLE C	IRC	UI	T	DI	ESI	GN	SI	PE(	CI	FI	CA	TION		
F	250	14														CH	RI	S.	JA	Y (	)5/3	30/84		
4	1-E	BII	RIGHT S	SHIFT	ER WI	TH P	ROG	RAM	MABLE OU	JTPUT I	POLA	RI	ΓY											
N	(M)	II	TD., FAF	NBOR	OUGH,	U.K	•																	
	AI	DD	SO SI IN	IV DO	D1 D	2 D3	D4	D5	D6 /EN															
	.Dł	T	00 01 02	2 03																				
C	00	=	D0*/S0*	/S1*	/INV*	EN		;	SELECT	INPUT	DO						r							
		+	/D0*/S0*	*/S1*	INV*	EN		;	SELECT	INPUT	/D0													
		+	D1* S0*	*/S1*	/INV*	EN		;	SELECT	INPUT	Dl													
		+	/D1* S0*	*/S1*	INV*	EN		1	SELECT	INPUT	/D1													
		+	D2*/S0*	* S1*	/INV*	EN		;	SELECT	INPUT	D2													
		+	/D2*/S0*	* S1*	INV*	EN		;	SELECT	INPUT	/D2													
		+	D3* S0*	* S1*	/INV*	EN		7	SELECT	INPUT	D3													
		+	/D3* S0*	* S1*	INV*	EN		;	SELECT	INPUT	/D3						10	-					12 A 14 A	2 64 . 
(	21	=	D1*/S0*	*/S1*	/INV*	EN		;	SELECT	INPUT	Dl													
		+	/D1*/S0*	*/S1*	INV*	EN		;	SELECT	INPUT	/D1							22			d a		1.1	
		+	D2* S0*	*/S1*	/INV*	EN		;	SELECT	INPUT	D2						11	27			41 5			
		+	/D2* S0*	*/S1*	INV*	EN		;	SELECT	INPUT	/D2													
		+	D3*/S0*	* S1*	/INV*	EN		;	SELECT	INPUT	D3													
		+	/D3*/S0*	* S1*	INV*	EN		;	SELECT	INPUT	/D3													
		+	D4* S0*	* S1*	/INV*	EN		;	SELECT	INPUT	D4													
		+	/D4* S0*	* Sl*	INV*	EN		;	SELECT	INPUT	/D4													
	22	_	יטא /כט	k /c1 *	/TNUX	TIM			CPT FOR	TNDUT	20													
,	52	_	/D2+/S0	/ DI *	This ?!	LIN		ĩ	CET ECH	TNDUM	102													
		T	D2* 00	k/C1*	/TNIX*	EN		'	CELEC I	TNDUT	102													
		-	/03* 50*	k/c1*	TNU*	EN			CET ECT	TNDIT	/03													
		-	/D3* 30*	- C1+	/Thispł	LIN		1	CET ECH	TNDUM	100													
		T	/D4*/00	E CI+	TNIT	LIN		1	CET ECH	TNDUM	/04													
		T	/D4*/50*	P C1+	/Thurk	LIN		1	SELECI	TNDUM	/D4													
		-	D5* 50*	· DI ·	/ LIN V"	LIN		7	SELECT	INPUT	/D5													
		+	/05* 50*	* SI*	INV*	EN		;	SELECT	INPO.I.	/05													
(	03	=	D3*/S0*	*/S1*	/INV*	EN		;	SELECT	INPUT	D3													
		+	/D3*/S0*	*/S1*	INV*	EN		;	SELECT	INPUT	/D3													
		+	D4* S0*	*/S1*	/INV*	EN		;	SELECT	INPUT	D4													
		+	/D4* S0*	*/S1*	INV*	EN		;	SELECT	INPUT	/D4													
		+	D5*/S0*	* S1*	/INV*	EN		;	SELECT	INPUT	D5													
		+	/D5*/S0*	* S1*	INV*	EN		;	SELECT	INPUT	/D5													
		+	D6* S0*	* S1*	/INV*	EN		;	SELECT	INPUT	D6													
		+	/D6* S0	* S1*	INV*	EN		;	SELECT	INPUT	/D6													

8

Monolithic III Memories

8-33

4-BIT RIGHT SHIFTER WITH PROGRAMMABLE OUTPUT POLARITY (cont'd)																						
FUNCTION TABLE																						
															1041							
/EN	S1	. S0	INV	D6	D5	D	4 C	3	D2	Dl	DO	03	02	2 01	. 00			3 50				
	דיזאר	TOO																				
:/	NIA T	RO L	т	- T	NPU	т	DA	ATA	-		OUT	PUT	S									
:E	S	S	N	D	DD	D	D	D	D		0 0	0	0									
; N	1	0	v	6	5 4	3	2	1	0		3 2	1	0		COMM	IENTS						
																					*08 *D	
H	Х	х	Х	Х	ХХ	Х	Х	х	Х		LL	L	L		TEST	ENABL	E,	OUT	PUTS (	GO LOW	1* SO*	
L	L	L	L	L	LL	H	H	H	H	1	HH	H	H	D	SHIE	T COUN	T =	0,	TRUE	POLARITY		
L	L	H	L	L	LL	H	H	H	H		LH	H	H		SHIE	T COUN	T =	1,	TRUE	POLARITY		
L	H	L	L	L	LL	H	H	H	H		LL	H	H		SHIE	T COUN	T =	2,	TRUE	POLARITY		
L	H	H	L	L	LL	H	H	H	H			L	H		SHIE	T COUN	T =	3,	TRUE	POLARITY		
	L T	L	H	1	ь ь т т	H	H	H	H			1	ь т		SHIE	T COUN	T =	0,	COMP	POLARITY		
14 7	L	H T	H	L	և և т т	H	H	H	H			1	ь т		SHIL	T COUN	T =	1,	COMP	POLARITY		
T	n u	L L	n u	T		n	n	n	п			L			SHIL	T COUN	T =	21	COMP	POLARITY		
	n	п	n 	ц.		п	п	п	п		<u>п</u> п	n	Ц	D:	SHIL	T COUN	T	5,	COMP	POLARITI	2* 30*	
														av.	TNFO.5	T.M.LA	1		Vier	VAL - 12	- 08 = 50 - 7	
																			KISI.			
																					\$00 et	
																				*VWI\*IE	3* 80*	
																			NE	SIT INV*		
																	3 4			SI*/INV*		
																SL SCT					#03/*P	
																TOLIS						
																	8 4				5* 90*	
																100000						
																10-38.75			1057			
																					5*/90*	
													2			TORIE	8 :				\$08\#2	
																	3					

8-34

4-BIT RIGHT SHIFTER WITH PROGRAMMABLE OUTPUT POLARITY (cont'd) DESCRIPTION

THIS PLE11P4 IMPLEMENTS A 4-BIT RIGHT SHIFTER WITH PROGRAMMABLE OUTPUT POLARITY. THE SHIFTER CAN RIGHT SHIFT SEVEN BITS OF DATA, FOUR BITS AT A TIME. THE SEVEN DATA INPUTS (D6-D0) ARE SHIFTED 0, 1, 2, OR 3 LOCATIONS AS DETERMINED BY THE 2-BIT SHIFT CONTROL LINE (S1-S0). THE SHIFTED DATA IS THEN DIRECTED TO THE FOUR OUTPUTS (O3-O0).

THE OUTPUT DATA IS NONINVERTED (O=D) WHEN INV=L AND INVERTED (O=/D) WHEN INV=H. THE OUTPUTS ARE FORCED LOW (O=L) WHEN /EN=H REGARDLESS OF OTHER INPUTS. THE PLE11P4 ALSO FEATURES THREE-STATE OUTPUTS WITH ONE ACTIVE LOW OUTPUT ENABLE (/E).

A POSSIBLE UPGRADE VERSION OF THIS DESIGN IMPLEMENTED IN A PLE12P4 COULD INCLUDE A DIRECTION CONTROL LINE. THIS CONTROL LINE PERMITS THE 4-BIT RIGHT SHIFTER TO SHIFT DATA IN EITHER DIRECTION (LEFT OR RIGHT).

OPERATIONS TABLE:

/EN INV S1-S0 D6-D0 03-00 OPERATION

H	Х	X	X	LA HTL TRAVA	DISABLE	OUTPUTS LO	WC		
L	L	N	D	SHIFT(D)	SHIFT N	ONINVERTED	DATA	"N"	PLACES
L	H	N	D	SHIFT(/D)	SHIFT	INVERTED	DATA	"N"	PLACES


PLE P50 8-B	8 P8 15 IT	TWO	o's	CON	(PL	EME	NT C	CONV	ERS	ION	PI	E (	CIF	CU:	IT I	DE	SIGN SP MIKE V	ECI	FIC L 11	ATIC /28/8	) N 83		
MMI	BR	CA,		2 1	13	D4	D5 D	6 D	7														
. AD	τv	0 1	71 V	2 1	13	VA ·	V5 V	76 V	7														
		· .		519	P	T A	TAG	11211	ET BE														
YO	= D	0														;	CONVERT	lst	BIT	(LS	B)		
¥l	= D	1 :	:+:	DO												;	CONVERT	2ND	BIT	A PIN			
¥2	= D	2	:+:	DO	+	Dl										;	CONVERT	3RD	BII	. (2			
¥3	= D	3 :	:+:	DO	+3	Dl	+ D2	2								;	CONVERT	4TH	BIT	av ac			
¥4	= D	4	:+:	DO	+	Dl	+ D2	2 +	D3							;	CONVERT	5TH	BIT	O NOI NTAG			
¥5	= D	5	:+:	DO	+	Dl	+ D2	2 +	D3 -	+ D4						;	CONVERT	6TH	BIT				
YG	= D	6	:+:	DO	+	Dl	+ D2	2 +	D3 -	+ D4	+	D5				;	CONVERT	7TH	BII	D6+D			
¥7	= D	7	:+:	DO	+	D1	+ D2	2 +	D3	+ D4	+	D5	+ 1	D6			CONVERT	8TH	BIT	' (MS	B)		
- '	-					S	EDAD	12 11	10-1	teres	CT.	19.93	Vid	NON		CHE I	(a) 1	THE		a	-,		
FUN	CTI	ON	TAE	BLE		2	ADA.	14 1	1.1	erad		THE	W [81]		1783		(a/)1						
D7	D6	D5	D4	D3	D2	D1	D0	¥7	¥6	¥5	¥4	¥3	¥2	¥1	Y0		DECIMAL	-					
L	L	L	L	L	L	L	L	In L	L	L	L	L	L	L	L		0						
L	ь т	L	1	1	1	L	H	H	H	H	H	H	H	н	H		1						
-	1	1	1	1	1	H	H	H	O <sup>H</sup>	H	H	H	H	Ц Т	H		3						
Li T	L T	L	L	L	H	H	H	H	H	H	H	H	L	ь т	H		15						
T	T.	L	1	n	n u	n u	n	n		n U	n T	T	т. Т.	L T	п		21						
T.	T.	H	H	H	н	n U	н	n u	п	n T	L	T.	T.	T	n u		63						
T.	H	H	H	H	H	H	H	H	T.	T.	T.	T.	T.	T.	H		127						
H	H	н	н	H	H	H	H	T.	T.	L	T.	T.	T.	T.	Τ.		255						
H	H	H	н	H	H	H	T.	T.	T.	L	T.	T.	T.	н	T.		254						
H	H	H	H	H	H	T.	T.	T.	T.	T.	T.	T.	H	T.	ī.		252						
H	H	H	H	H	T.	T.	L	T.	T.	T.	T.	H	T.	T.	T.		248						
H	H	H	H	L	L	L	L	L	L	L	H	L	L	L	L		240						
H	H	H	L	L	L	L	L	L	L	H	L	L	L	L	L		224						
H	H	L	L	L	L	L	L	L	H	L	L	L	L	L	L		192						
H	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L		128						
			20			-			1 F	VM													
				1 13																			
								BN	8-BIT BINAR UMBE	Y {	D	*	T COM CON	WO'S PLEMI VERSI	ENT ON	8	Y CO	TWO'S MPLEN ESENT	S MENT FATION	4			

8-BIT TWO'S COMPLEMENT CONVERSION (cont'd)

DESCRIPTION

THIS PLE8P8 CONVERTS AN 8-BIT BINARY NUMBER (D7-D0) INTO TWO'S COMPLEMENT REPRESENTATION (Y7-Y0) WHERE D7 AND Y7 ARE THE MSB AND D0 AND Y0 ARE THE LSB. TWO'S COMPLEMENT REPRESENTATION IS USED IN SIGNED ARITHMETIC SYSTEMS.



I+: A0\* A1\* A2 BA4 = A4 I+: A0\* A1\* A2\* A ; TIMIMG HOLVEFOIDIS

NGC = /A&\*/A3\* A2 + /A&\* A3\*/A2\*/A1

0 = /A4\* A3\*/A2\*/A1\*/A0 + /&4\*/A3\* A2\* A1 + /A4\*/A3\* A2\* A2\* A0

PLE CIRCUIT DESIGN SPECIFICATION PLE5P8 S. HORIKO 11/29/83 P5027 A PORTION OF TIMING GENERATOR FOR PAL ARRAY PROGRAMMING ADD AO AL AZ AJ A4 LINOD S'ONT OTHI (00-00) ANAMUN YIANIN TIE-8 NA STREVNOS BELLE SIET .ADD AO AI A2 A3 A4 .DAT NAO NAI NA2 NA3 NA4 TIALR TVCC TO ; NEXT ADDRESS GENERATOR ; INCREMENTER (LSB) NA0 = /A0; INCREMENTER (BIT1) NA1 = AO :+: Al ; INCREMENTER (BIT2) NA2 = A2:+: A0\* A1 NA3 = A3; INCREMENTER (BIT3) :+: A0\* A1\* A2 ; INCREMENTER (MSB) NA4 = A4:+: A0\* A1\* A2\* A3 ; TIMING WAVEFORMS TIALR = /A4\*/A3; TIMING FOR I, A AND L/R + /A4\* /A2\*/A1 TVCC = /A4\*/A3\*A2; TIMING FOR VCC + /A4\* A3\*/A2\*/A1 ; TIMING FOR O TO = /A4\* A3\*/A2\*/A1\*/A0 + /A4\*/A3\* A2\* A1 + /A4\*/A3\* A2\* A0

TIMING GEI	NERATOR FO	R PAL PRO	OGRAM	MING (d	cont'd)		MING GENERATOR FOR PAL PROGRAMMING (contd)
FUNCTION	TABLE						
A4 A3 A2	A1 A0 NA4	NA3 NA	2 NA1	NAO T	IALR	TVCC	THIS LOGIC SPECIFICATION IS A TIMING SIGIC
	NNNNN			AYE			ARRAY PROCEMMENTE OF PAL DEVICES. A PLESP
. 33333	AAAAA	TTMING	WAVE	TORMS			REGISTER ARE USED TO IMPLEMENT THIS FONCTI
• 43210	43210	TTALD	TUCC	TO		**	· COMMENTS
			1100	CAR VA	TIE		A La CONTATIONA TIA-2 FIOD AMIAINGO ALA AMI
LLLLL	LLLLH	H	L	L	;	01	; ASSERT TIALR
LLLLH	LLLHL	H	L	L	;	02	CONNELLO C CHE OUR MULT CARD WAS CARDENIN OF
LLLHL	LLLHH	H	L	L	1	03	THE SCHEWATTO IS AS POLIORS.
LLLHH	LLHLL	H	L	L	;	04	CHORICI ON OF STIMUTON ON
LLHLL	LLHLH	H	H	L	;	05	; ASSERT TVCC
LLHLH	LLHHL	H	H	H	1	06	; ASSERT TO
LLHHL	LLHHH	H	H	H	;	07	;
LLHHH	LHLLL	H	H	H	7	08	(R-S)A
LHLLL	LHLLH	H	H	H	REAL	09	Conserved Battan Andrews
LHLLH	LHLHL	H	H	L	7	10	; CLEAR TO
LHLHL	LHLHH	L	L	L	;	11	CLEAR TIALR & TVCC
LHLHH	LHHLL	L	L	OA L	;	12	PER CENT
LHHLL	LHHLH	L	L	L	;	13	TEREN
LHHLH	LHHHL	L	L	L	;	14	
LHHHL	LHHHH	L	L	L	7	15	;
LHHHH	HLLLL	L	L	L	7	16	;
HLLLL	HLLLH	L	L	L	ear ac	17	APPLYING 200KH2 CLOCK SIGNAL TO THE CLN IN
HLLLH	HLLHL	L	L	L	;	18	; FORTHER FOLLOWING TIMINGS:
HLLHL	HLLHH	L	L	L	;	19	;
HLLHH	HLHLL	L	L	L	;	20	1. I, A, AND D/R WIDTS ; 50 usec
HLHLL	HLHLH	L	L	L	;	21	2. tD2 = 20 usec ;
HLHLH	HLHHL	L	L	L	;	22	3, 20
HLHHL	HLHHH	L	L	L	;	23	4. EVOCP 1 36 used
HLHHH	HHLLL	L	L	L	;	24	5. Tp : 20 used ;
HHLLL	HHLLH	L	L	L	;	25	;
HHLLH	HHLHL	L YA	L	P. P.	, 10,	26	ARCAUSE THE TIMING PATTERNS ARE STORED IN
HHLHL	HHLHH	LOIA	L	L	1	27	ALIBRATE THE RELATIONS AND THE PERIOD AMO
HHLHH	HHHLL	L	L	L	;	28	, OITIMUM CONDITION,
HHHLL	HHHLH	L	L	L	7	29	;
HHHLH	HHHHL	L	L	L	1	30	Jana a
HHHHL	ННННН	L	L	L	1	31	La guarre
ннннн	LLLLL	L	L	L	;	32	1 APRIL 1



Monolithic

the second se	the second s	ar 🗰 a fair a start a start 🗰 franke
	0 0 000	00000
15211	C3C3FT1	

TIMING GENERATOR FOR PAL PROGRAMMING (cont'd)

DESCRIPTION

THIS LOGIC SPECIFICATION IS A TIMING SIGNAL GENERATOR TO BE USED FOR ARRAY PROGRAMMING OF PAL DEVICES. A PLE5P8 FOLLOWED BY AN 8-BIT REGISTER ARE USED TO IMPLEMENT THIS FUNCTION.

THE PLE CONTAINS BOTH 5-BIT NEXT ADDRESS AND 3-BIT WAVEFORMS. TIALR OUTPUT IS A TIMING WAVEFORM FOR I, A, AND L/R SIGNALS, AND TVCC AND TO OUTPUTS ARE USED FOR VCC AND O SIGNALS, RESPECTIVELY.

THE SCHEMATIC IS AS FOLLOWS:



APPLYING 200KHz CLOCK SIGNAL TO THE CLK INPUT OF THE REGISTER GENERATES THE FOLLOWING TIMINGS:

1.	I, A,	AND	L/R	WIDTH	:	50	usec
2.	tD2				:	20	usec
3.	tD				:	5	usec
4.	tVCCP				:	30	usec
5.	Тр				:	20	usec

BECAUSE THE TIMING PATTERNS ARE STORED IN THE PROM, WE CAN EASILY CALIBRATE THE RELATIONS AND THE PERIOD AMONG THOSE SIGNALS TO MAKE AN OPTIMUM CONDITION.

> A PORTION OF A TIMING GENERATOR FOR PAL LOGIC CIRCUIT ARRAY PROGRAMMING



Monolithic III Memories

PLE51	8 PLE	CIRCUIT DES	IGN S	PECI	FICA	TION	NERATOR FO	DD DHIMIT
P5028 TIMI	IG GENERATOR FOR PAL DEVI	ICE SECURIT	S. H Y FUS	E PR	OGRAM	9/83 MING	TABLE	ROLLONICE
MMI J	APAN Ao al az az a4	901 9911			2 1952	MM EAM	AR OA IA	A& A3 A2
. DAT	NAO NAL NA2 NA3 NA4 TVCC TPOL	TP11					MARINE	
; NE ; (	T ADDRESS GENERATOR THE COUNTER LOCKS UP AT COUNT	-22)			TP01		43220	143210
NAO	= /A4* /A1*/A0 ;	INCREMENTER	(LSB)	I.			BALLA	
	+ /A4* A1*/A0	INCREMENTER	(LSB)	J	E			
	+ A4*/A3*/A2* /A0 :	INCREMENTER	(LSB)	. L	R			
	+ A4*/A3* A2*/A1	INCREMENTER	(LSB)	J.		13		
	, , , ,	05 ;	(/			B		
NAT	= /A4* /A1* A0 *	TNCREMENTER	(BTTT)	J	H		JERJJ	
LVC bala	± /84* 81*/80 .	TNCPEMENTER	(BITT)	d	57	12		TRETT
	$\perp \Delta A * / \Delta 3 * / \Delta 2 * / \Delta 1 * \Delta 0 $	TNCPEMENTEP	(BITT)	đ	E	H		
	+ A4*/A3*/A2* A1*/A0	TNCDEMENTED	(DIII)	a.			BJJHJ	JAIRI
	T AT AT AT AT AT AT TA	INCREMENT EX	(DIII)	E.			JELEL	
NA 2	- /34* 32*/31	TNCDEMENTED	(DTT2)		1			
MAL	- /A4 A2* /AL ;	TNCDEMENTED	(DIIZ)	H	T	团		
	+ /A4 /A2* A1* A0	TNCREMENTER	(DIIZ)	E	3			
	T / A4" / A2" A1" AU 7	INCREMENTER	(DITZ)	II			TRUNT.	HJEHJ
	T A4"/A3" A2"/AL 7	INCREMENTER	(DITZ)	E				INSERT
	+ A4"/A3"/A2" A1" A0 ;	INCREMENTER	(BI12)			Π		HHHHI
175 2	- /24+ 22+/22	THODOWID	Intmas	H	1			
CAN	= /A4" A3"/A2 7	INCREMENTER	(BITS)	8		Ħ		
	+ /A4" A3" /A1 ;	INCREMENTER	(BIT3)	3		E		
	+ /A4" A3" /AU ;	INCREMENTER	(BIT3)	3-		3		
	+ /A4*/A3* A2* A1* AU ;	INCREMENTER	(BIT3)	a.	.3	3		
NA4	= /A4* A3* A2* A1* A0 ;	INCREMENTER	(MSB)	3	ā.			
	+ A4*/A3*/A2 ;	INCREMENTER	(MSB)					
	+ A4*/A3* /Al ;	INCREMENTER	(MSB)					
; TI	ING WAVEFORMS							

8

TVCC = /A4 ; TIMING FOR VCC + A4\*/A3\*/A2\*/A1 + A4\*/A3\*/A2\* /A0 TPO1 = /A4\*/A3\* A2 ; TIMING FOR PIN 01 + /A4\*/A3\* A1 + /A4\*/A3\* A0 + /A4\* A3\*/A2\*/A1\*/A0 TPI1 = /A4\* A3\* A2 ; TIMING FOR PIN 11 + /A4\*/A3\*/A2\*/A1

8-41

S. HOLANDRY SOR EVE DEALOR SO

CONCITON THOMAS

A4 A3 A2 A1 A0 NA4 NA3 NA2 NA1 NA0 TVCC TP01 TP11

7 NNNNN ; AAAAA AAAAA TIMING WAVEFORMS TVCCP TPO1 TP11 ; ## ; COMMENTS 43210 :43210 ----\_\_\_\_\_ LLLLH H L ; 01 ; ASSERT TVCC, START HERE LLLL L ; 02 ; ASSERT TP01 LLLLH LLLHL H H L H LLLHL LLLHH H L ; 04 ; LLHLL H H L LLLHH ; 05 ; LLHLH H H L LLHLL LLHLH LLHHL H H L ; 06 ; ; 07 ; H LLHHL LLHHH H L H H ; 08 ; LLHHH LHLLL L ; 09 ; CLEAR TPO1 LHLLH H H L LHLLL ; 10 ; ASSERT TP11 H L L LHLLH LHLHL ; 11 ; LHLHH H L H LHLHL ; 12 ; LHLHH LHHLL H L H ; 13 ; ; ; 14 ; H LHHLL LHHLH H L LHHHL H L H LHHLH ; 15 ; LHHHL LHHHH H L H L HLLLL H H ; 16 ; LHHHH HLLLL HLLLH H L H ; 17 ; ; 18 ; H H HLLLH HLLHL L ; 19 ; CLEAR TP11 HLLHL HLLHH H L L ; 20 ; CLEAR TVCC L HLLHH HLHLL L L ; 21 ; HLHLL HLHLH L L L ; 22 ; LOOP HERE UNTIL RESET HLHLH HLHLH L L L + A4\*/13\*/AZ

#### DESCRIPTION

THIS LOGIC SPECIFICATION IS A TIMING SIGNAL GENERATOR TO BE USED FOR SECURITY FUSE PROGRAMMING OF PAL DEVICES. A PLE5P8 FOLLOWED BY AN 8-BIT REGISTER ARE USED TO IMPLEMENT THIS FUNCTION.

THE PLE LOGIC CIRCUIT CONTAINS TWO FUNCTIONS IN THE SINGLE CHIP. THE FIRST FUNCTION IS A UNIQUE COUNTER USED FOR NEXT ADDRESS GENERATION. THE COUNTER INCREMENTS UP TO COUNT-21 AND THEN LOCKS UP THE INCREMENTAL OPERATION AT COUNT-22. THE SECOND FUNCTION IS A TIMING GENERATOR USED FOR DEFINING TIMING RELATIONSHIP AMOUNG VCC, P01, AND P11 SIGNALS.



THIS LOGIC OUTPUTS A SEQUENCE OF TIMING PATTERNS DURING THE INCREMENTAL OPERATION AND THEN HOLDS ALL OUTPUTS LOW UNTIL A RESET SIGNAL FOR THE 8-BIT REGISTER IS APPLIED.

APPLYING 200 KHz CLOCK SIGNAL TO THE CLK INPUT OF THE REGISTER, THE FOLLOWING TIMINGS ARE GENERATED:

1.	VCC	WIDTH	:	95	usec
2.	TPP		:	40	usec
3.	tD		:	5	usec

BY APPLYING THIS DESIGN METHOD, WE CAN EASILY GENERATE A SEQUENCE OF UNIQUELY DEFINED PATTERNS EACH TIME THE RESET PULSE IS APPLIED.



# :

TIMING GENERATOR FOR PAL PROGRAMMING (cont)

DESCRIPTION

#### **Fast Arithmetic Look-up**

In performing arithmetic operations like trigonometric functions, multiplications and division, in order to reduce the delay, look-up tables are often used.

#### Sine Look-up

For trigonometric functions like sine function, it is very timeconsuming to generate the function using the polynomial which represents the function. PLE devices can provide a very good alternative for sine look-up. An example is to use a 2Kx8 PLE device to do a sine look-up of an 11-bit input to 8-bit sine outputs.

Since sine function has the following property:  $\sin(x) = \sin(\pi-x) = -\sin(\pi+x) = -\sin(2\pi-x) = \sin(2\pi+x)$ , what is needed is just the sine function for  $0 < x < \pi/2$ ; the rest can be easily calculated using the above relations. In order to fully utilize the dynamic range, the inputs of the sine look-up PLE device should be normalized to  $(\pi/2) / (2^n) = \pi/[2^{n+1}]$  where n is the number of address lines to the device.

Since n is fixed for the PLE device chosen, and  $\pi$  is a constant, for the look-up table  $\pi/[2^{n+1}]$  is a constant. Therefore, if the sine function of a given x is to be found, x will first be multiplied by the constant  $[2^{n+1}]/\pi$  and sent to the address of the PLE device to get the final result.

Cos (x) is related to sine function as sin  $(\pi/2-x)$ . Thus the cosine function can also be found in the same manner by using  $\pi/2-x$  instead of just x. Other functions like tangent, secant etc., can also be found as a function of sine.

To increase the dynamic range of outputs, we can just use another PLE device to generate the less-significant bits of the sine function.

If a larger dynamic range is needed for the inputs, the result may be approximated using the Taylor series:

 $f(X) = f(X0) + f'(X0)(X - X0) + 1/2f''(X0)(X - X0)^2 + ...$ 

where f' and f'' are the first and second derivations of f. Since X0 by itself represents a resolution of  $2^{-n}$ , and X is X0 concatenated with the rest of the bits, X – X0 must lie between 0 and  $1/2^{-n}$ . For f (X) = sin (X),

	f	(X0)	Ξ	sin (X0)	
	f	(X0)	=	cos (X0)	
d	f''	(X0)	=	-sin (X0)	

So f" (X0) is between -1 and 0 for X0 lies between 0 and  $\pi/2$  and X – X0 <2<sup>-n</sup>. Therefore, the last term will be between '1/2<sup>n</sup> and 0, and as long as we do not want to expand the dynamic range of X beyond 2n-bits, it should be sufficient to approximate sin (X) in the first two terms:

sin (X) + sin (X0) + cos (X0) (X-X0)

Since X-X0 is represented by only the bits after the more significant n-bits, and cos (X0) = sin ( $\pi$ /2-X0), the implementation will be very simple.

Division a korrow akonsa arr

8

Division will normally be much slower than multiplication. There are several ways to perform division. Bit-by-bit division restoring and nonrestoring algorithms are generally very slow. Another way is to use several bits at a time division which is faster than the previous methods. A third way is to multiply the dividend by the inverse of the divisor. The inverse of the divisor can be found by getting an approximation followed by iterations.

The approximation is again given by the Taylor series:

$$\begin{array}{l} \text{(X)} = f \ (\text{X0}) + f' \ (\text{X0}) \ (\text{X} - \text{X0}) + 1/2 \ f'' \ (\text{X0}) \ (\text{X} - \text{X0})^2 \\ \text{ind} \ f \ (\text{X0}) = 1/\text{X0} \\ f' \ (\text{X0}) = -1/\text{X0}^2 \\ f'' \ (\text{X0}) = 2/\text{X0}^3 \end{array}$$

Say X0 is 8-bits long and the first approximation of the inverse is found using a 256x8 PLE device. The first approximation can be obtained by subtracting  $(X-X0)/(X0^2)$ . Since the first approximation is limited by an error of approximately  $(X-X0)^2/X0^2$ , and if X0 at least 1, the error is limited by approximately  $(X-X0)^2$ . Since X0 has an 8-bit resolution, X-X0 is represented by the rest of the bits. The resolution of the second approximation will be about 16 bits. The third approximation is similarly deduced and has a resolution of about 32 bits, and the fourth has a resolution of about 64 bits.

The inverse thus obtained is then multiplied by the dividend to give the quotient.

#### Scaling w , don the worked allow puryless ya

In arithmetic operations, scaling is sometimes needed. Scaling normally involves multiplication or division by a constant. If this constant can be expressed in 2<sup>n</sup> where n is an integer, then scaling is simply shifting. Scaling with other constants may need a multiplier. A multiplier is more expensive and has a higher pin count than using a PLE device because the constant that the operand is to be scaled by is not required as an input as in the case of a multiplier. This will tremendously reduce the overhead for data scaling.

#### **Other Applications**

TWX: 910-338-2376

Arithmetic look-up are also very useful for arithmetic operations where conventional binary integral arithmetic is not applicable —like residue arithmetic, and distributed arithmetic.

Monolithic

2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

8-44

an

BIT MULTIPLIER LOOK-UP TABLE	1 12/08/82	
MI SANTA CLARA, CALIFORNIA		
ADD X0 X1 X2 X3 Y0 Y1 Y2 Y3		
DAT SO SI S2 S3 S4 S5 S6 S7		
57, 56, 55, 54, 53, 52, 51, 50 = X3, X2, X1, X0 .*. Y3, Y2, Y1, Y0 ;	S = X * Y	
	A2#/A3	
UNCTION TABLE	A0* A1* /A4	
2 Y2 Y1 Y0 V3 V2 V1 V0 67 56 55 54 53 52 51 50		
15 AZ AI AO 15 12 11 10 57 50 55 54 55 52 51 50		
-OPERANDS- PRODUCTS		
XXXX YYYY SSSSSSS COMMENTS		
3210 3210 76543210	A0* /A3* A4	
LLLL LLLL LLLLLLL $0 * 0 = 0$	A1* A3* A4	+
LLLH HHHH LLLLHHHHH 1 * 15 = 15	ALAXALA ALA ANA	
HHHH LLLH LLLLHHHH 15 * 1 = 15		
HHHH HHHH HHHLLLLH 15 * 15 = 225	/A0* A1* A2* /Ad	
		+
DESCRIPTION		
	AL*/AZ*	
CCEPTS TWO 4-BIT OPERANDS (X3-X0 AND X3-X0) TO PRODUCE THE	8-BIT	
SCEPTO THO I DIT OTHINHOD (NO NO MAD TO TO THODOCH THE	O DII	
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI	TH TWO	
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WINCTIVE-LOW OUTPUT ENABLE CONTROL PINS (/EL AND /E2).	TH TWO	
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2).	TH TWO	
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/E1 AND /E2).	AD* A2* A2* A0* OWT HT	+ + = = +
RODUCT (S7-S0). THE PLE8 P8 ALSO HAS THREE-STATE OUTPUTS WI CTIVE-LOW OUTPUT ENABLE CONTROL PINS (/E1 AND /E2). X3 X2 X1 X0 TWO 4-BIT X Y3 Y2 Y1 X0 OPERANDS	AD A	+ + + = E + + + +
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/EL AND /E2). X3 X2 X1 X0 X Y3 Y2 Y1 X0 TWO 4-BIT OPERANDS S7 S6 S5 S4 S3 S2 S1 S0	AL*/AZ* AZ* AZ* AZ* AZ* AZ* AZ* AZ* AZ* AZ*	+ + + + + 3 3
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/E1 AND /E2). X3 X2 X1 X0 X Y3 Y2 Y1 X0 S7 S6 S5 S4 S3 S2 S1 S0 (351.0) E-S735 BOS TIDIO 2703400	AD* A2* A2* <b>OWT HT</b> AD* A2* A3*/A4 A1*/A2* /A4 /AD* A2* /A4 /AD* A3*/A4 /AD* A3*/A4 /AD* A3*/A4	- + + + + + + + + + + + + + + + + = = = = = = = = = = = = = = = = = = = =
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X3 X2 X1 X0 X3 Y2 Y1 Y0 S7 S6 S5 S4 S3 S2 S1 S0 8-BIT PRODUCT 4-BIT MULTIPLIER LOCK UP TABLE	AD* A2* A2* COWT HT AD* A2* A2* /A4 A1*/A2* /A4 /AD* A2* /A4 /AD* A3*/A4 /AL* A3*/A4 AO* AL*/A2* /A4 81* A2*/A2* /A4	+ + : + + + + + + + + + + + + + + + + = = = = = = = = = = = = = = = = = = = =
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X3 X2 X1 X0 X Y3 Y2 Y1 Y0 S7 S6 S5 S4 S3 S2 S1 S0 8-BIT PRODUCT 4-BIT MULTIPLIER LOOK-UP TABLE PLESP2	<ul> <li>AD* A2* A2* OWT HT</li> <li>A1*/A2* A2* A3*/A4</li> <li>A1*/A2* /A4</li> <li>/A0* A3*/A4</li> <li>A0* A1*/A2* /A4</li> <li>A1* A2* /A4</li> <li>A1* A2* /A4</li> <li>A1* A2* /A4</li> <li>A1* A2*/A4</li> </ul>	+ + + + + + + + + + + + + + + + + = = = = = = = = = = = = = = = = = = = =
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X3 X2 X1 X0 X Y3 Y2 Y1 Y0 S7 S6 S5 S4 S3 S2 S1 S0 8-BIT PRODUCT 4-BIT MULTIPLIER LOOK-UP TABLE PLE8P8	<ul> <li>AD* A2* A2* OWT HT</li> <li>A1* A2* A2* (OWT HT</li> <li>A1* A2* A2* /A4</li> <li>A1* A2* /A4</li> <li>AD* A3* /A4</li> <li>A0* A1* /A2* /A3* /A4</li> <li>A0* A1* /A2* /A3* /A4</li> <li>A0* A1* /A2* /A3* /A4</li> </ul>	+ + + + + + + + + + + + + + + + + = = = = = = = = = = = = = = = = = = = =
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X3 X2 X1 X0 X Y3 Y2 Y1 Y0 S7 S6 S5 S4 S3 S2 S1 S0 B-BIT PRODUCT B-BIT PRODUCT B-BIT PRODUCT B-BIT PRODUCT C C C C C C C C C C C C C C C C C C C	<ul> <li>AD* A2* A3* OWT HT</li> <li>A1*/A2* A3*/A4</li> <li>A1*/A2* /A4</li> <li>AD* A3*/A4</li> <li>AD* A1*/A2* /A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A1* A2*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> </ul>	10 10 10 10 10 10 10 10 10 10 10 10 10 1
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X3 X2 X1 X0 X Y3 Y2 Y1 Y0 S7 S6 S5 S4 S3 S2 S1 S0 8-BIT PRODUCT 4-BIT MULTIPLIER LOOK-UP TABLE PLE8P8 20 VCC	<ul> <li>AD* A2* A3* OWT HT</li> <li>A1*/A2* A3* /A4</li> <li>A1*/A2* /A4</li> <li>A1*/A2* /A4</li> <li>A1* A3* /A4</li> <li>A1* A2* /A4</li> <li>A1* A2* /A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0*/A1*/A2* /A3*/A4</li> </ul>	++ +++ +++ +++++++++++++++++++++++++++
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X X3 X2 X1 X0 X Y3 Y2 Y1 Y0 S7 S6 S5 S4 S3 S2 S1 S0 8-BIT PRODUCT 4-BIT MULTIPLIER LOOK-UP TABLE PLE8P8 X0 1 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2	<ul> <li>AD* A2* A3* OWT HT</li> <li>A1*/A2* A3* /A4</li> <li>A1*/A2* /A4</li> <li>A1*/A2* /A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0*/A1* A3*/A4</li> <li>A0*/A1* A3*/A4</li> <li>A0* A3*/A4</li> <li>A0* A3*/A4</li> </ul>	+++++ ++++++++++++++++++++++++++++++++
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X X3 X2 X1 X0 X Y3 Y2 Y1 Y0 S7 S6 S5 S4 S3 S2 S1 S0 8-BIT PRODUCT 4-BIT MULTIPLIER LOOK-UP TABLE PLE8P8 X0 1 4-BIT MULTIPLIER LOOK-UP TABLE Y2 Y3 4 Y2 Y3 4 Y2 Y3 4 Y2 Y3 Y2 Y3 Y2 Y3 Y2 Y3 Y3 Y2 Y3 Y2 Y3 Y2 Y3 Y2 Y3 Y2 Y3 Y2 Y3 Y2 Y3 Y2 Y3 Y2 Y3 Y3 Y2 Y3 Y3 Y2 Y3 Y3 Y2 Y3 Y3 Y2 Y3 Y3 Y2 Y3 Y3 Y2 Y3 Y3 Y2 Y3 Y3 Y2 Y3 Y3 Y3 Y3 Y3 Y3 Y3 Y3 Y3 Y3	<ul> <li>AD* A2* A3* OWT HT</li> <li>A1*/A2* A3* /A4</li> <li>A1*/A2* /A4</li> <li>/A1* A2* /A4</li> <li>/A1* A3*/A4</li> <li>/A1* A3*/A4</li> <li>A0* A1*/A2* /A4</li> <li>A0* A1*/A2* /A4</li> <li>A0* A1*/A2* /A4</li> <li>A0*/A1*/A2*/A4</li> <li>/A0*/A1*/A2*/A3</li> </ul>	<ul> <li>・・・・・・・・・・・・・・・・・・</li> <li>・・・・・・・・・・・・・・・・・</li> <li>・・・・・・・・・・・・・・・・・・</li> <li>・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・</li></ul>
PRODUCT $(57-50)$ . THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X X3 X2 X1 X0 X Y3 Y2 Y1 Y0 TWO 4-BIT OPERANDS 57 S6 S5 S4 S3 S2 S1 S0 8-BIT PRODUCT 4-BIT MULTIPLIER LOOK-UP TABLE PLE8P8 X0 1 4-BIT MULTIPLIER LOOK-UP TABLE 8 19 Y3 X3 4 10 Y1 10 Y1	<ul> <li>AD* A2* A3* OWT HT</li> <li>AD* A2* A3* /A4</li> <li>A1*/A2* /A4</li> <li>A1*/A2* /A4</li> <li>A1* A2* /A4</li> <li>A0* A1*/A2* /A4</li> <li>A0* A1*/A2* /A4</li> <li>A0*/A1*/A2*/A4</li> <li>A0*/A1*/A2*/A4</li> <li>A0*/A1*/A2*/A3</li> <li>A0*/A1*/A2*/A3</li> <li>A0*/A1*/A2*/A3</li> </ul>	+ = + + + + + + + + + + + + + + + + + +
PRODUCT $(57-50)$ . THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X X3 X2 X1 X0 X Y3 Y2 Y1 Y0 TWO 4-BIT OPERANDS 57 S6 S5 S4 S3 S2 S1 S0 8-BIT PRODUCT 4-BIT MULTIPLIER LOOK-UP TABLE PLE8P8 X0 1 4-BIT MULTIPLIER LOOK-UP TABLE 8 19 Y3 X3 4 Y0 5 AND 06 CONTROL PINS X0 1 19 Y3 X3 4 Y0 5 AND 07 19 Y3 19 Y3 19 Y2 X3 4 Y0 5 AND 07 10 Y1 10 Z2 X3 4 Y0 5 AND 07 10 Y1 10 Z2 X3 4 AND 07 10 Z2 X3 4 X3 4 X3 X3 4 X3 4 X3 4 X3 4 X3 4 X3 4 X3 X3 X3 X3 X3 X3 X3 X3 X3 X3	<ul> <li>AD* A2* A3* CWT HT</li> <li>AD* A2* A3* /A4</li> <li>A1*/A2* /A4</li> <li>A1*/A2* /A4</li> <li>A0* A1*/A2* /A4</li> <li>A0* A1*/A2* /A4</li> <li>A0* A1*/A2*/A4</li> <li>A0*/A1* A3*/A4</li> <li>A0*/A1* /A2*/A4</li> <li>A0*/A1* /A2*/A3</li> <li>A0*/A1* /A2*/A3</li> <li>A0* A1* /A2*/A3</li> <li>A0* A1* /A2*/A3</li> </ul>	* + = + + + + + + + + + + + + + + + + +
PRODUCT $(57-50)$ . THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X Y3 Y2 Y1 Y0 TWO 4-BIT OPERANDS 57 S6 S5 S4 S3 S2 S1 S0 8-BIT PRODUCT 4-BIT MULTIPLIER LOOK-UP TABLE PLE8P8 X0 1 4-BIT MULTIPLIER LOOK-UP TABLE PLE8P8 X0 1 19 Y3 X2 3 0 5 0 5 0 5 0 5 0 7 10 7 11 7	<ul> <li>AD* A2* A2* CWT HT</li> <li>AD* A2* A2* A2* /A4</li> <li>A1*/A2* /A4</li> <li>AD* A1*/A2* /A4</li> <li>AD* A1*/A2* /A4</li> <li>AD* A1*/A2* /A4</li> <li>AD* A1*/A2* /A4</li> <li>AD*/A1* /A2* /A4</li> <li>AD*/A1* /A2* /A4</li> <li>A0*/A1* /A2* /A4</li> <li>A0*/A1* /A2* /A3</li> <li>A0* A1* A2* /A3</li> <li>A0* A1* A2* /A3</li> <li>A0* A1* A2* /A3</li> <li>A0* A1* A2* /A3</li> <li>A0*/A1* A2* /A3</li> </ul>	- + + = + + + + + + + + + + + + + + + +
PRODUCT (S7-S0). THE PLE8 P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X Y3 Y2 Y1 Y0 TWO 4-BIT OPERANDS 57 S6 S5 S4 S3 S2 S1 S0 8-BIT PRODUCT 4-BIT MULTIPLIER LOOK-UP TABLE PLE8 P8 X0 1 4-BIT MULTIPLIER LOOK-UP TABLE PLE8 P8 X0 1 18 Y2 X3 4 Y0 5 S0 6 CATE ARRAY CATE COT TO THE PLE8 P8 COT TO THE PLE8	<ul> <li>AD* A2* A3* CONT HT</li> <li>A1* A2* A3* A3*/A4</li> <li>A1* A2* A3*/A4</li> <li>AD* A1*/A2* A3*/A4</li> <li>AO* A1*/A2* A3*/A4</li> <li>A0* A1*/A2* A3*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0* A1*/A2* /A3</li> <li>A0*/A1*/A2*/A3</li> <li>A1*/A2*/A3</li> <li>A1*/A2*/A3</li> <li>A1*/A1*/A2*/A3</li> <li>A1*/A2*/A3</li> <li>A2*/A3</li> </ul>	*= ++= +++= +++= ++ 2
PRODUCT $(57-50)$ . THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X Y3 Y2 Y1 Y0 TWO 4-BIT OPERANDS S7 S6 S5 S4 S3 S2 S1 S0 8-BIT PRODUCT 4-BIT MULTIPLIER LOOK-UP TABLE S S S S S S S S S S S S S	<ul> <li>AD* A2* A3* CONT HT</li> <li>A1* A2* A3* A3*/A4</li> <li>A1* A2* A3*/A4</li> <li>AD* A1*/A2* A3*/A4</li> <li>A0* A1*/A2* A3*/A4</li> <li>A0* A1*/A2* A3*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0*/A1*/A2*/A3*/A4</li> <li>A0*/A1*/A2*/A3</li> <li>A1*/A3</li> <li>A3*/A3</li> <li>A3</li> </ul>	++= +++= +++= +++= ++ 2
PRODUCT $(57-50)$ . THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X Y3 Y2 Y1 Y0 TWO 4-BIT OPERANDS S7 S6 S5 S4 S3 S2 S1 S0 B-BIT PRODUCT A-BIT MULTIPLIER LOOK-UP TABLE PLE8P8 X0 1 A-BIT MULTIPLIER LOOK-UP TABLE PLE8P8 X0 1 AND S 5 S 6 S 6 S 7 S 6 S 7 S 6 S 7 S 6 S 7 S 6 S 7 S 7 S 7 S 7 S 7 S 7 S 7 S 7 S 7 S 7	<ul> <li>AD* A2* A3* OWT HT</li> <li>A1* A2* A3* A3* /A4</li> <li>A1* A2* A3* /A4</li> <li>AD* A1* A2* A3*/A4</li> <li>AD* A1*/A2* A3*/A4</li> <li>AD* A1*/A2* /A3*/A4</li> <li>AD* A1*/A2* /A3*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0*/A1*/A2*/A3</li> <li>A1*/A4</li> <li>A3</li> <li>A3</li> </ul>	<ul> <li>◆++= +++= +++= +++= ++</li> <li>○</li> <li< td=""></li<></ul>
PRODUCT $(57-50)$ . THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/El AND /E2). X Y3 Y2 Y1 Y0 TWO 4-BIT OPERANDS 57 56 55 54 53 52 51 50 8-BIT PRODUCT 4-BIT MULTIPLIER LOOK-UP TABLE S S S S S S S S S S S S S	<ul> <li>AD* A2* A3* OWT HT</li> <li>A1* A2* A3* A3* /A4</li> <li>A1* A2* A3* /A4</li> <li>AD* A1* A2* A3*/A4</li> <li>AD* A1*/A2* A3*/A4</li> <li>A0* A1*/A2* /A3</li> <li>A0* A1*/A2* /A3</li> <li>A0* A1*/A2* /A3</li> <li>A0* A1*/A2* /A3</li> <li>A0*/A1*/A2*/A3</li> <li>A0* A1*/A2*/A3</li> <li>A0* A1*/A2*/A3</li> <li>A0* A1*/A2*/A3</li> <li>A0* A1*/A2*/A3</li> <li>A0* A1*/A2*/A3</li> <li>A0*/A1*/A2*/A3</li> <li>A0* A1*/A2*/A3</li> <li>A0* A1*/A2*/A3</li> <li>A0*/A1*/A2*/A3</li> <li>A1*/A2*/A3</li> <li>A1*/A2*/A3</li> <li>A1*/A2*/A3</li> <li>A1*/A2*/A3</li> <li>A2*/A3</li> <li>A3*/A4</li> <li>A3</li> <li>A3</li> <li>A3</li> </ul>	<ul> <li>◆++二</li> <li>++二</li> <li>+++二</li> <li>+++□</li> <li>++□</li>     &lt;</ul>
PRODUCT $(57-S0)$ . THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/EI AND /E2). X Y3 Y2 Y1 Y0) TWO 4-BIT OPERANDS 57 S6 S5 S4 S3 S2 S1 S0 8-BIT PRODUCT 4-BIT MULTIPLIER LOOK-UP TABLE 9 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	<ul> <li>AD* A2* A3* OWT HT</li> <li>A1* A2* A3* A3* /A4</li> <li>A1* A2* A3* /A4</li> <li>AD* A1* A2* /A4</li> <li>AD* A1* A2* /A4</li> <li>A0* A1* /A2* /A4</li> <li>A0* A1* /A2* /A4</li> <li>A0* A1* A2* A3</li> <li>A4</li> <li>A4</li> <li>A4</li> <li>A4</li> </ul>	*++= +++= +++= +++= ++ 3
PRODUCT (S7-S0). THE PLE8P8 ALSO HAS THREE-STATE OUTPUTS WI ACTIVE-LOW OUTPUT ENABLE CONTROL PINS (/EI AND /E2). X Y3 Y2 Y1 Y0) TWO 4-BIT X Y3 Y2 Y1 Y0) B-BIT PRODUCT B-BIT PRODUCT A-BIT MULTIPLIER LOOK-UP TABLE PLE8P8 X0 4-BIT MULTIPLIER LOOK-UP TABLE PLE8P8 X0 1 Y0 5 S AND 0 0 0 0 0 0 0 0 0 0 0 0 0	<ul> <li>AD* A2* A3* OWT HT</li> <li>A1* A2* A3* A3* /A4</li> <li>A1* A2* A3* /A4</li> <li>AD* A1* A2* A3*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0* A1*/A2* /A3*/A4</li> <li>A0* A1*/A2*/A3*/A4</li> <li>A0* A1*/A2*/A3*/A4</li> <li>A0* A1*/A2*/A3</li> <li>A0* A1* A2* A3</li> <li>A1* A3*/A4</li> <li>A3</li> <li>A3</li> </ul>	*++= +++= +++= +++= ++ 7 13 13 13 14 15 15 15 15 15 15 15 15 15 15

MMI GMBH MUNI .ADD A0 A1 A2 .DAT F0 F1 F2	OOK-UP TABLE CH A3 A4 F3 F4 F5 F6 F7		PETER ZECHERLE	203/06/84 2001 RELIG (1160 ARAL (1160 ARAL (2007 EX SX (208 E8 S8	5018 - BIT MULTI MI SANTA C ADD ZO X1 : DAT SO SI 1
F0 = A1* +	/A3*/A4 ; C A2*/A3	OMPUTE DIGIT FOR 2E	XP-7 (0.0007812	5) (LSB)	
+ A0*/A1* + /A0* A1*	A3*/A4 /A4				UNCTION TAL
+ A0* + A1*	A2 A2 A2	53 52 <u>51</u> 50		TA YA	-OFERABLO-
Fl = /Al* + A0*	A3*/A4 ; C /A3* A4	OMPUTE DIGIT FOR 2E	XP-6 (0.015625)	888589 7654321	XXXX YYYY 3210 3210
+ Al* + + A0* Al* + A0* + /A0* Al*	/A3* A4 A2*/A3* A4 /A3 A2*/A3 A2*/A3 A2* /A4	= 0 = 15 = 225	AL 0 * 0 * 1 · · · · · · · · · · · · · · · · · ·	LLLLLL RELLLL RELLLL RELLLL REELLL	JJJJ JAJJ HHER RJJJ RJJJ HIER HERR NEEP
F2 = A0* + A1* + /A0*	/A3*/A4 ; C /A2* /A4 A3* A4 A2* A3*/A4	OMPUTE DIGIT FOR 25 MOTTADI MISLUM SJ84 2000099 OT (0Y-EY USTUO STATE-SEMET S	EXP-5 (0.03125) ET 40-7001 T18- MA DX-EX) 20MA MA DX-EX) 20MA	PERPORMS 4 4-BIT OPER -50). THE	SCRIPTION IIS PLEBPB CEPTS INO DOUCT (S7-
+ /AI.	A2* A3*/A4	S (/EL AND /82).	LE CONTROL PINS	SUTFUT ENAB	
$F3 = A1^{*} + /A1^{*} + /A0^{*} + /A1^{*}$	A2* A3*/A4 /A2* /A4 ; C A2* /A4 A3*/A4 A3*/A4	OMPUTE DIGIT FOR 2	EXP-4 (0.0625) TIB-S OWT 0X SELARBOO 0X	NOTFOT EMAN	Z
$F3 = A1^{*} + /A1^{*} + /A1^{*} + /A1^{*} + /A1^{*}$ $F4 = /A1^{*} + A0^{*} A1^{*} + A1^{*} + A1^{*} + A1^{*} + /A0^{*}$	A2* A3*/A4 ; C A2* /A4 A3*/A4 A3*/A4 A3*/A4 ; A3*/A4 ; A3*/A4 ; C A2* /A4 ; C	OMPUTE DIGIT FOR 2E OMPUTE DIGIT FOR 2E RELATION FOR 2E	EXP-4 (0.0625) THE SOUTH OF A	XTFOT EMAL X3 X2 X1 Y3 Y2 X1 X3 Y2 X1 N S3 \$2 S1	211VS-DOM C X 37 86 85 34
$F3 = A1^{*} + /A1^{*} + /A0^{*} + /A1^{*}$ $F4 = /A1^{*} + A0^{*} A1^{*} + A1^{*} + A1^{*} + A1^{*} + A1^{*} + A1^{*} + A0^{*}$ $F5 = A0^{*}/A1^{*} + + A0^{*}$	A2* A3*/A4 ; A2* /A4 ; A3*/A4 ; A3*/A4 ; A3*/A4 ; A3*/A4 ; A3*/A4 ; A2*/A3*/A4 ; A2*/A3*/A4 ; A2*/A3*/A4 ; A2*/A3*/A4 ; A3*/A4 ; A3*/A4	OMPUTE DIGIT FOR 2E	EXP-4 (0.0625)	XJTPUT ENAL X3 X2 X1 Y3 Y2 X1 B3 Y2 X1 PRODUCT	X X 86 55 58 8-8171
F3 = A1* + /A1* + /A0* + /A1* + /A1* + /A1* + /A1* + /A1* + /A1* + A0* A1* + A0* A1* + /A0* F5 = A0*/A1* + + /A0* F6 = A0*/A1* + + A0* A1* + A0*	A2* A3*/A4 ; A2* /A4 ; A2* /A4 ; A3*/A4 ; A3*/A4 ; A3*/A4 ; A3*/A4 ; A2*/A3*/A4 ; A2*/A3*/A4 ; A2*/A3*/A4 ; A2*/A3*/A4 ; A2*/A3*/A4 ; A2*/A3*/A4 ; A2*/A3; A4 ; A2*/A3 ; A2*/A3 ; A4	OMPUTE DIGIT FOR 2E OMPUTE DIGIT FOR 2E OMPUTE DIGIT FOR 2E	EXP-4 (0.0625) EXP-3 (0.125) EXP-2 (0.25) EXP-1 (0.5)	XTFOT EMAL X3 X2 X1 Y3 Y2 X1 ES Y2 X1 ES \$2 S1 ES \$2 S1 E	X X X X X X X X X X X X X X X X X X X

8-46

3

Monolithic III Memories

ARC TANGENT LOOK-UP TABLE (cont'd) ADTESO TIDORIO SALE FUNCTION TABLE SOLOO MAGIOV YILLW

+ A1\*/A0\* 82\*

;	I	NTE	GER		IN	TEGER		1	FRAG	CTI	ONS				F = A	RCTAN (A)
A4	A3	A2	Al	A0		F7	F6	F5	F4	F3	F2	Fl	FO	; ANGLE	LOOK-UP	CALCULATED
,	L	L	L	L		L	L	L	L	L	L	L	L	0	0.0000	0.0000
	L	L	L	H		L	H	H	L	L	H	L	L	1 1	0.7813	0.7854
5	L	L	H	L		Ħ	L	L	L	H	H	L	H	2	1.1016	1.1071
	L	H	L	L		H	L	H	L	H	L	L	H	4	1.3203	1.3258
1	L	H	L	H		H	L	H	L	H	H	H	H	5	1.3672	1.3734
	н	L	L	L		H	L	H	H	H	L	H	L	8	1.4531	1.4464
I	L	L	L	L		H	H	L	L	L	L	L	H	16	1.5078	1.5084
I	H	H	H	H		H	H	L	L	L	H	L	H	31	1.5391	1.5385

DESCRIPTION

THIS APPLICATION ILLUSTRATES THE CALCULATION OF THE ARC TANGENT FUNCTION USING A PLE5P8 AS A LOOK-UP TABLE. OTHER TRIGONOMETRIC FUNCTIONS (SUCH AS SINE, COSINE, COTANGENT, SECANT, COSECANT AND THEIR ARC INVERSE EQUIVALENT FUNCTIONS) OR HYPERBOLIC FUNCTIONS CAN ALSO BE CONSTRUCTED USING PLE DEVICES AS LOOK-UP TABLES.

F = ARCTAN(A)WHERE F = ARC TANGENT OF A A = ANGLE IN RADIANS

EXAMPLE: FOR A = 5, F = ARCTAN(5) = 1.3672

A PLE DEVICE WITH MORE INPUTS, SUCH AS THE PLE11P8, SHOULD BE USED TO CONSTRUCT A LOOK-UP TABLE WHEN ADDITIONAL ACCURACY IS REQUIRED.



. AI	D	A0 A1 B0 C0 C1 C2	B1 E C3 C	32 C4 C5 C	C7		7 ANGI					ए २३ हिंच ल								
<b>C</b> 0	_	20+	/02*	P1 000			COMDUTE	DICT		D	253	(D_)	J	10 0	312	251	(T.CR	J		
CU	-	/21* 20*	/ D2"	DI EIS		,	COMPUTE	DIGI	L LV	A	2.57	·	B	(0.0	JIZ		(נומע)	B		
	T	AL* AU*	D2"/	DI	1.1					š		a.	3							
	-	A1*	/02*	P1	1.3		4													
	+	A1*/A0*	P2*	/B1*/B	1.3															
	+	A1* A0*	DE /	B1* B(			8													
	+	A0*	/B2*	B	)						J		14 5							
C1	=	A0*		B1*/B0	)	;	COMPUTE	DIGI	r F	OR	2E2	(P	4	(0.0	625	5)		-		
	+	/Al* A0*	B2																	
	+	A1*/A0*	/B2*	B	)															
	+	A1*/A0*	B2*	/B(	)															
	+	A0*	B2*	B	ALC REAL															
	+	Al* A0*		Bl	800												0-30	A EC		
C2	=	A0*	/B2*	B	AVIUGE	;	COMPUTE	DIGI	r F	DR	2E)	P-	3	(0.1	125)	54.0R	1. 9			
	+	/A1* A0*	/B2*	Bl																
	+	A1*/A0*	B2*/	/B1																
	+	A1* A0*	B2*	Bl								12								
	+	Al*	/B2*/	/B1* B(	)															
C3	=	/A1* A0*	/B2*/	/B1* B(	)	;	COMPUTE	DIGI	r F	OR	2E)	(P-	2	(0.2	25)					
	+	A1*/A0*		B1*/B0	)															
	+	A1*/A0*	B2	2.05.0									2							
	+	Al*	B2*	B	)							10.34								
C4	=	A1*/A0*	/B2*	Bl		;	COMPUTE	DIGI	r F	OR	2EX	P-	L	(0.5	5)					
	+	A1* A0*	B2*/	/B1* B0	LOI															
	+	A1* A0*		B1*/B0	)															
C5	=	/A1*		B		:	COMPUTE	DIGI	r F	OR	2E)	(PO	C	1)						
-	+	A0*	/B2*	/B1	Contra C				-			1								
	+	/A0*	-0-	B1* B(	1 12 1															
	+	-	B2*	B	)															
	+	A1* A0*	/B2*	/B(	19															
	+	A1* A0*	- /	/Bl																
C6	=	/A1*		Bl		;	COMPUTE	DIGI	r F	OR	2E2	(Pl	(2	2)						
	+	Al*	/B2*/	/Bl	1 100															
	+	the state	B2*	Bl																
	+	/A0*		Bl																
	+			B1*/B0					12/13				9 - 4							
															-					
C7	=		B2	-		;	COMPUTE	DIGI	r F	OR	2E)	KP2	(4	4)	(MSE	3)				
	+	A1* A0*		BT* B(	)															

10179190230

-----

	-LI	ENG	TH (	OF S	SID	ES-	LE	IGT	H OF	TH	E H	YPO	TEN	JSE	CTT	PC		UVDOTENIIGE	NECERE
	Al	AO	A	B2	Bl	BO	C7	C6	C5	C4	C3	C2	C1	CO	;A	B	LOOK-UP	CALCULATED	, SEVENO
	L	L		L	L	L	 L	L	L	L	L	L	L	L	 0	0	0.00	0.00	
	L	L		L	LO	H	L	L	H	L	L	L	L	L	0	1	1.00	1.00	
	L	L		L	H	L	L	H	L	L	L	L	L	L	0	2	2.00	2.00	
	L	L		H	L	L	H	L	L	L	L	L	L	L	0	4 22	4.00	4.00	HEDNEL HE
	L	H		L	L	L	L	L	H	L	L	L	L	L	1	0	1.00	1.00	
	H	L		L	L	L	L	H	L	L	L	L	L	L	2	0	1.00	1.00	er or laug
	H	L		L	H	L	L	H	L	H	H	L	L	H	2	2	2.78	2.83	
	H	L		H	L	L	H	L	L	L	H	H	H	H	2	4 .	4.47	4.47	
	H	H		L	H	L	L	H	H	H	L	L	H	H	3	2	3.59	3.61	
	H	H		H	H	H	H	H	H	L	H	H	H	H	3	7	7.47	7.62	POTENDSE,
1							 								 				

\*\*2) WHERE C = LENGTH OF SIDE C (THE HYPOTEMURE)
 A = LENGTH OF SIDE A
 B = LENGTH OF SIDE B

AMPLE: FOR A = 2 AND B = 4, C = 608T(2\*\*2 + 4\*\*2) = 4.4



HYPOTENUSE OF A RIGHT TRIANGLE LOOK-UP TABLE



Monolithic III Memories

8-49

HYPOTENUSE OF A RIGHT TRIANGLE LOOK-UP TABLE (cont'd) 338AT 90-3003 3304ART THOR A 90 38UM3T09YH

DESCRIPTION

THE GENERATION OF COMPLEX ARITHMETIC FUNCTIONS SUCH AS THE PYTHAGOREAN THEOREM IS GENERALLY VERY DIFFICULT TO IMPLEMENT DIRECTLY IN HARDWARE. HOWEVER, IMPLEMENTING THE FUNCTION AS A LOOK-UP TABLE USING A PLE GREATLY SIMPLIFIES THE PROBLEM.

THIS EXAMPLE ILLUSTRATES HOW TO IMPLEMENT A LOOK-UP TABLE IN A PLE5P8 WHICH CALCULATES THE LENGTH OF THE HYPOTENUSE OF A RIGHT TRIANGLE AS A FUNCTION OF THE LENGTH OF THE TWO REMAINING SIDES OF THE TRIANGLE. THE THEOREM OF PATHAGOREAN STATES THAT THE LENGTH OF THE HYPOTENUSE OF A RIGHT TRIANGLE IS EQUAL TO THE SQUARE ROOT OF THE SUM OF THE SQUARE OF THE OTHER TWO SIDES OR C = SQRT(A\*\*2 + B\*\*2). THE INPUTS, "A" AND "B", CORRESPOND TO THE SIDES ADJACENT TO THE RIGHT ANGLE (I.E. 90 DEGREE ANGLE), WHILE THE OUTPUT, "C", CORRESPONDS TO THE SIDE OPPOSITE TO THE RIGHT ANGLE WHICH IS CALLED THE HYPOTENUSE.

C = SQRT(A\*\*2 + B\*\*2) WHERE C = LENGTH OF SIDE C (THE HYPOTENUSE) A = LENGTH OF SIDE A B = LENGTH OF SIDE B

EXAMPLE: FOR A = 2 AND B = 4, C = SQRT(2\*2 + 4\*2) = 4.47





PLE5P8	PLE CIRCUIT	DES	IGI	N S	PEC	CIF	ICA	ATI	ON						
PERIMETER OF A CIRCLE LOOK-UP	TABLE	010 3	TUS	MOD	IFC	) IN	00/	021	04	+ 5.9					PS
MMT GMBH MUNTCH							3		È A	*55					
ADD R0 R1 R2 R3 R4								庄 米	(R3						
.DAT PO P1 P2 P3 P4 P5 P6 P7										224					
											1 1 1			+	
										*\$3					
P0 = /R1* R2*/R3*/R4	; COMPUTE DIGIT	FOR	2EX	CP0	(1)	(1	SB)			* 53	1 *1	8/1	/RO	4	
+ /R0*/R1* R2* /R4							\$		12.3	* 25				+	
+ R1* R2* R4															
+ R1*/R2*/R3	HTT FOR ZEXP6 (6	and a	PU TI	MOD				*/R			* 1				
+ R0*/R1*/R2* R3								第 章	(R3		*			+	
+ /R0* R1*/R2															
+ R1*/R2* /R4								R *	(R.3	*5					
+ /R1*/R2* R4										*53	2 41			+	
D1 - D0* (D2*/D2 (000) (00	OONDIAND DIGIM	-	0.775	-	(2)					+00			1.00		
$FI = R0^{-1} / R2^{-1}/R3$ (data)	; COMPUTE DIGIT	FUR	ZEA	PL	(2)					+ 0.0					
+ /R0" KI" K2"/K5								15 11	5.0						
+ P0* P2* P3															
+ /R0* R2*/R3* R4												1.57			F
+ R0*/R1* R2* /R4															
+ /R1* R2* R3*/R4											-			[	- 5 -
+ R0* R1* R3* R4	23								MS						
OOK-UP CALCULATED	; RADIUS L		191	22	293	124	24		1.4						AR .
P2 = R0*/R1* /R3*/R4	; COMPUTE DIGIT	FOR	2EX	P2	(4)				-						
+ R0* R1*/R2*/R3* R4			al.		1	14			d			124			
+ /R0* R1* R2* R3* R4						12.		1	4						
+ /R0* R1*/R2* /R4						14			LÅ.					10	14
+ R1* R2*/R3*/R4									14				14	14	
+ R0* R1* R3*/R4						87 107	104		7		4	14		12	12
+ /RU*/RI*/RZ* R4				34					1						
+ R0*/R1* R2*/R3* R4	31	H	18	3											
	ne als an on all set to an in the set to set the set				-									-	
P3 = /R0* R1*/R2* /R4	; COMPUTE DIGIT	FOR	2EX	P3	(8)										
+ R0*/R1*/R2* R3															
+ R0*/R1*/R2* R4	BUCK A CONTREE		1072 F 1. S. J.	2.4											
+ R0* /R2* R3* R4	autores to														
+ R0* R2*/R3*/R4		PL													
+ /RU* R2* R3*/R4	and a second second	prenerative C	-	1											
+ R1° R2° R3°/R4	Sav leis			10.14											
$+ /R0^{\circ} R2^{\circ}/R3^{\circ} R4$				119											
- /D(* D1* D2* D/															
+ /R0*/R1*R2*/R3															
· / 10 / 11 12 / 13	2.9 101- 101 101														
P4 = R0* R1*/R2*/R3	; COMPUTE DIGIT	FOR	2EX	P4	(16	)									
+ R1*/R2*/R3* R4	16A1	AN TOP	1.	1 194	, = 0	'									
+ /R0*/R1* R2*/R3	18 111														
+ R0*/R1* R2* /R4	and a second														
+ /Rl*/R2* R3	10 R0		T												
+ /RO* R1* R3*/R4	19 18														
+ R1* R2* R3*/R4	WHEN WE ADDRESS TO SHERE T	-		er.											
+ /R1* R3* R4															
+ /R0* R2* R3* R4															

8

Monolithic III Memories

PER	IME	TER	OF		ELC	OOK	UP	TAB	LE (d	cont	d)	DES	PLE CIRCUIT			
DE			-	+ 72+	102	+ /D	90			20141	וחדור	P DT	CTU POD SEVDE	1221		
PD	-		R	- R2-	/R3.	/R	2		; `	COPI	-011	C DI	GIT FOR ZEAFS	(34)		
	+		/RJ	*/R2*	R3'	K/R	1									
	+			/R2*	/R31	* R4	1									
	+		R	L*/R2*		R	1									
	+		/R]	L* R2*	R31	* R4	1									
	+	/R0*	R	L*/R2*	R3											
	+	/R0*	/R]	L* R2*		R	192.						TIDIO STURMOD			
	+	/R0*		R2*	R31	* R	1								0*/R1* R2* 1 /R4	
P6	=	R0*	R	L*	R3	* /R	1		; (	COM	PUT	E DI	GIT FOR 2EXP6	(64)		
	+	/R0*	/RI	*	/R31	* R	1								0*/81*/82* 83	
	+	/ =	/	R2*	R31	* /R	1								0* R1*/R2	4.13
	+			/22*	/R 31	* D	1									
	-	D0*	DI	* 02*	D2	10.										
	Ŧ	KO.	R.	L. K2.	КЗ											
70		D0*		D2*		D	4			COM	DITO		CTT FOD 25407	(120)	(MCP) collect	
E /	-	KO.		14 024		D.	2			COPI	FUI	a DI	GII FOR ZEAFT	(120)		
	T		R.	L" RZ"		* D	* A								C + C + C	
	Ŧ				RJ	- R	*									MA T
FUI	NOT	TON	י מידי	ar.F												
1.01	ACT.	TON	TUI	200											1 . R2 */R3* R4	
	D	ADTO	C				701	DTI	( TOTAL	PD.	100				0*/RI* R2* /R4	
	R	NIDEC	50		MCI			TNM	POP	D		CD		DEDTME	TTED OF & CIDCLE	
7 DA	12	DO	DI	PO	P7	DE	DE	DA	DO	50	-	DG	DADTUC	TOOK-	UD CALCULATED	R +
R4	RS	RZ	RI	RU	PI	PO	52	24	22	PZ	PI	PU	; RADIUS	TOOK-	OP CALCOLATED	
Τ.	τ.	Τ.	τ.	Τ.	Т.	Т.	τ.	Τ.	T.	τ.	T.	τ.	0	0	0.0	
T.	T.	T.	T.	н	T.	T.	T.	T.	T.	H	н	T.	1	6	6.3	
T	T	T		T	T	T	T	T	11	11	T	U	2	12	12.6	
T	T	T	11 U	TI LI	T	T	T	11	T	T	LI LI	n u	2	10	10 0	
T	T	LI TT	ri T	T	T T	T	L .	II II	11	L T	T	n	5	19	25 1	
-	1	H	-	1	1	1	1	H	H	1	1	H	4	25	1 1.623*/R4	2 +
1	H	L	1	L	L	L	H	H	L	L	H	L	8	50	AR 50.38\*18\*0	
H	L	L	L	L	L	H	H	L	L	H	L	H	16	101	100.53 *IS	+
H	H	H	H	H	H	H	L	L	L	L	H	H	31	195	194.8	

P3 = /R0\* B1\*/R2\* /R4 ; COMPUTE DIGIT FOR ZEXP3 (8)

#### PERIMETER OF A CIRCLE LOOK-UP TABLE



# EQ\*/B1\*/B2\* R3
# R0\*/B1\*/B2\* R3
# R0\*/B1\*/B2\* R3\* R4
# R0\*/B2\* R3\*/R4
# R0\*/B2\* R3\*/R4
# R1\* R2\*/R3\* R4
# R0\*/B1\* R2\*/R3
R4 = R0\*/B1\* R2\*/R3\* R4
# R0\*/B1\* R2\*/R3\* R4
\* R0\*/B1\* R2\*/R3\*
\* R0\*/B1\* R2\*/R3\*

8-52

Monolithic III Memories

PERIMETER OF A CIRCLE LOOK-UP TABLE (cont'd) DESCRIPTION 00 20 MAG OV LIAIN THIS EXAMPLE ILLUSTRATES HOW TO IMPLEMENT A LOOK-UP TABLE IN A PLE5P8 FOR THE PERIMETER OF A CIRCLE AS A FUNCTION OF THE RADIUS. THE INPUT PINS (R4-R0), WHICH REPRESENT THE RADIUS OF A CIRCLE, ARE MULTIPLIED BY 2 TIMES PI IN ORDER TO CALCULATE THE PERIMETER OF A CIRCLE (P7-P0). THIS LOOK-UP TABLE IS VALID FOR RADII BETWEEN 0 AND 31. A PLE8P8 SHOULD BE USED INSTEAD IF A LARGER RADIUS RANGE (BETWEEN 0 AND 81) IS REQUIRED. + /L3\*/L2\* L1\*/L0 + L3\*/L2\* 11 13\*/L2\* 10 P = 2\*PT\*RWHERE P = PERIMETER OF THE CIRCLE PI = 3.1415 R = RADIUS OF THE CIRCLE (BETWEEN 0 AND 31) EXAMPLE: FOR R = 3, P = 2\*PI\*3 = 19+ L4\*/L3\*/L2\* L1  $P = 2 \pi R$ + /h3\* L2\*/L1 PERIMETER ALL SUVEIVEN + RADIUS ( PERIMETER 8/ >P B 5 OF A CIRCLE OF THE LOOK-UP TABLE CIRCLE + /L3\*/L2\*/L1\* L0

------ NO191180630 PERIOD OF OSCILLATION FOR A MATHEMATICAL PENDULUM LOOK-UP TABLE MMI GMBH MUNICH M ASSESSED A DE SLAAT OU- JOOL A THENEISME OF WOR SETARTEDIAL SIGNAXE SIET . ADD LO L1 L2 L3 L4 PERIMETER OF A CIRCLE AS A FUNCTION OF THE RADIUS. THE INFU .DAT TO TI T2 T3 T4 T5 T6 T7 TO RADIE BETRICH & MO 31. A PLEASE SHOULD BE DERO THEFEAD IF TO = /L4\* /L2\*/L1\* L0 ; COMPUTE DIGIT FOR 2EXP-5 (0.03125) (LSB) + /L3\*/L2\* L1\*/L0 + L3\*/L2\* L0 + /L4\* L2\*/L1\*/L0 + L4\* L3\* L0 a character about and to strong = S + L4\*/L3\* L1 + L4\*/L3\* L2\* /L0 T1 = /L2\* L1\*/L0 ; COMPUTE DIGIT FOR 2EXP-4 (0.0625) + /L4\*/L3\* L2\* L0 + /L4\* L3\*/L2\* L1 + /L4\* L2\*/L1\*/L0 + L4\*/L3\*/L2\* L1 + /L3\* L2\*/L1 + L4\* L3\* /L1\* L0 + L4\* L3\* L1\*/L0 T2 = /L4\*/L3\* L1\*/L0 ; COMPUTE DIGIT FOR 2EXP-3 (0.125) + /L4\* L3\*/L2\* L0 + L4\*/L3\*/L2\*/L1\*/L0 + L4\*/L3\* L1\* L0 + L4\* L3\*/L2\* L1\*/L0 + L4\* L3\* L2\*/L1 + L4\* L2\* L0 + /L4\*/L3\* /L1\* L0 + /L4\*/L3\* L2\* /L0 T3 = /L4\* L3\* L1\* L0 ; COMPUTE DIGIT FOR 2EXP-2 (0.25) + L4\*/L3\* L1 + L4\* L3\* L2\*/L1 /L3\*/L2\*/L1\* L0 + + /L3\* L2\* L1\* L0 + L3\*/L2\* L1\* L0 + L3\* L2\*/L1\* L0 + /L4\* L2\*/L1\* L0 T4 = /L4\*/L3\* L1\*/L0 ; COMPUTE DIGIT FOR 2EXP-1 (0.5) + /L3\* L2\* L1 + /L4\* L3\* L2\*/L1 + L4\*/L3\* L2 + L4\* L2\* L1 + L2\* L1\*/L0

	+	/14*	/L2*	/Ll	
	+		L3*	0801	LO CONTRA IS USED TO INFORMATION INCOMPANY A LOOK-UP TABLE FOR THE FERIOD OF
	+		L3*/L2		OF A MATHEMATICAL PENDULOM. THE PERIOD OF OSCILLATION FOR MATHEMA
	+		L3*	/Ll	THE CER (1) DAINS AD SUCTIVENA SAI NOAD INSCREDUCEI (1) MUTCHING
	+	L4*	L3		
<b>T</b> 6	=	/L4*	/L2*	Ll*	LO ; COMPUTE DIGIT FOR 2EXPl (2)
	+	/14*	L3*		LONCORT LING RELEASE T = PRESSON OF OSCILLATION IN SECOND
	+	/14*	/L3* L2		
	+	/L4*	/L3*	/Ll	

T7 = L3\* L2\* L1\* L0 ; COMPUTE DIGIT FOR 2EXP2 (4) (MSB) + L4

FUNCTION TABLE TALLIDEO TO GOLRET ELT STALUDIAD OT GERU SE MAD ETORMI 2 ETH EDIVER LET A

;;	-AMI	PLI NTE	TUD	E		PER INT	IOD EGEI	OF	OSCI	RAC	TIO	N N		PERIOD OF	OSCILLATION
L4	L3	L2	Ll	L0	т7	т6	т5	т4	Т3	т2	Tl	то	; AMPLITUDE	LOOK-UP	CALCULATED
L	L	L	L	L	L	L	н	L	L	L	L	L	1	2.0000	2.0050
L	L	L	L	H	L	L	H	L	н	H	L	H	2	2.8125	2.8356
L	L	L	H	L	L	L	H	H	L	H	H	H	3	3.4375	3.4728
L	L	H	L	L	L	H	L	L	L	H	H	H	5	4.4375	4.4834
L	H	L	L	L	L	H	H	L	L	L	L	L	9	6.0000	6.0151
H	L	L	L	L	H	L	L	L	L	H	L	L	17	8.2500	8.2670
H	H	H	H	H	H	L	H	H	L	H	L	H	32	11.3125	11.3423



PERIOD OF OSCILLATION FOR A PENDULUM LOOK-UP TABLE (cont'd)

DESCRIPTION

T5 = /14\* /12\* /10 ; COMPUTE DIGIT FOR 2EXPO (1) + /14\* /12\*/11 THIS PLE5P8 IS USED TO IMPLEMENT A LOOK-UP TABLE FOR THE PERIOD OF OSCILLATION OF A MATHEMATICAL PENDULUM. THE PERIOD OF OSCILLATION FOR MATHEMATICAL PENDULUM (T) IS DEPENDENT UPON ITS AMPLITUDE OF SWING (L) AND THE ACCELERATION DUE TO GRAVITY (G). THE PERIOD OF OSCILLATION IS CALCULATED USING THE FOLLOWING EQUATION:

WHERE T = PERIOD OF OSCILLATION IN SECONDS T = 2\*PI\*SQRT(L/G)PI = 3.14L = AMPLITUDE OF SWING IN METERS G = ACCELERATION DUE TO GRAVITY IN M/S/S (9.81 M/S/S)

EXAMPLE: FOR L = 5, T = 2\*PI\*SQRT(5/G) = 4.4375

A PLE DEVICE WITH 5 INPUTS CAN BE USED TO CALCULATE THE PERIOD OF OSCILLATION FOR AMPLITUDES UP TO L = 32 METERS. PLE DEVICE WITH MORE INPUTS SHOULD BE USED TO CALCULATE LARGER PERIODS OF OSCILLATION.

THIS EXAMPLE DEMONSTRATES HOW EASY IT IS TO CONSTRUCT LOOK-UP TABLES FOR COMPLEX ARITHMETIC FUNCTIONS USING PLE DEVICES





PLE12P8 P5017 ARITHMETIC LO MMI SANTA CLA .ADD A3 A2 A1 .DAT C3 C2 C1	PLE CIP GIC UNIT RA, CALIFORNIA A0 B3 B2 B1 B0 CIN I2 I1 I0 C0 Z V C	CUIT DESIGN SPECIFICATION FRANK LEE 10/14/83
;************** ;* THIS DESI ;***********	**************************************	Wallace Thee Compression ****
C,C3,C2,C1,C0	<pre>= /S2*/S1* S0*/A3,/A2,/A1,/A0</pre>	;B - A - 1 + CIN ;A - B - 1 + CIN ;A + B + CIN ;A XOR B ;A + B ;B0 ;A * B ;PRESET
v	= C:+: C3	;OVERFLOW of to Sd Ed Ad Ed Ed Ta) = A
Z DESCRIPTION	= /C3*/C2*/C1*/C0	C = (67, 65, 65, 65, 65, 65, 65, 60) C = (67, 66, 65, 65, 65, 65, 66) E = (67, 66, 65, 64, 66, 62, 61, 60)
THIS ALU CAN	PERFORM 8 FUNCTIONS ON TWO 4-BIT	OPERANDS A (A3-A0) AND

B (B3-B0) WITH CARRYIN (CIN) AND GIVES A 4-BIT RESULT C (C3-C0) WITH CARRYOUT (C). IT WILL ALSO GIVE STATUS AS OVERFLOW (V) AND ZERO (Z). THE FUNCTION IS DETERMINED BY A 3-BIT FUNCTION SELECT CODE (S2-S0):

**ARITHMETIC LOGIC UNIT** MODE S2 S1 S0 FUNCTION **PLE12P8** ----0 0 0 0 CLEAR B0 1 24 VCC 0 1 B - A - 1 + CIN 1 0 B1 2 23 12 2 0 1 0 A - B - 1 + CIN 0 1 1 A + B + CIN 3 B2 3 22 11 4 1 0 0 A XOR B B3 4 21 10 5 1 0 1 A + B 6 1 1 0 A \* B 20 E2 A0 5 7 1 1 1 PRESET AND 19 CIN A1 6 ----OR A2 7 18 E1 ARRAY A3 8 17 NC r 4 C3 9 16 C 5 C2 10 15 V 14 Z C1 11 GND 12 13 C0 Monolithic III Memories

AL, AD

The groups are assigned as follows:

G1: (a0, a1, b0, b1, c0, c1, d0, d1, e0, e1)

Monolithic Memories

G2: (a2, a3, b2, b3, c2, c3, d2, d3, e2, e3) G3 : (a4, a5, b4, b5, c4, c5, d4, d5, e4, e5)

G4 : (a6, a7, b6, b7, c6, c7, d6, d7, e6, e7)

H1: (h13, h12, h11, h10)

H4 : (h43, h42, h41, h40)

\* 83, B2, B1, B0

H2 : (h2<sub>3</sub>, h2<sub>2</sub>, h2<sub>1</sub>, h2<sub>0</sub>) H3 : (h3<sub>3</sub>, h3<sub>2</sub>, h3<sub>1</sub>, h3<sub>0</sub>)

The above groups of bits can be compressed to:

# Wallace Tree Compression

# Wallace Tree Compression

In performing arithmetic calculations, it may happen that more than two numbers are to be added together. Adding two numbers can be achieved by using a simple adder. If there are more than two numbers to be summed, several levels of adders may be needed. This often causes too much delay.

An alternative is to use Wallace Tree Compression. Suppose there are m numbers each of n-bits wide. Summation over these numbers will range from 0 to m x  $(2^{n}-1)$  which will take  $\log_2 [m(2^{n}-1) + 1]$ bits (rounded UP to the nearest integer). For example, if there are five 2-bit numbers, i.e., m = 5, and n = 2, the sum will be bounded by  $5 \times (2^2 - 1) = 15$  which will need a total of 4 bits.

One Wallace Tree Compression by itself will not be very useful. But consider if five 8-bit integers are added together. This technique enables vertical compression of these numbers in four groups. This type of vertical compression also eliminates the need of carry propagation. The five numbers are represented by:

A = (a7, a6, a5, a4, a3, a2, a1, a0) B = (b7, b6, b5, b4, b3, b2, b1, b0) C = (c7, c6, c5, c4, c3, c2, c1, c0)D = (d7, d6, d5, d4, d3, d2, d1, d0)E = (e7, e6, e5, e4, e3, e2, e1, e0)

ollows		GRA (UA-	(A) A (	SCIPAN	840 TI		NO SHO	ERFORM 8 FONCTI	THIS ALU CAM PI
		G4	ann c	G	i3	G	2	G1	S (B3-B0) RITE ARRYOUT (C).
		52-55) 1	CODE	9278.	TON SE	DAUSE 21	RUE R	TE CONTRACTOR BY	THE FUNCTION IS
	TIMU OF	a7 a6	rista	a5	a4	a3	a2	a1 a0	= A
		b7 b6		b5	b4	b3	b2	b1 b0	= B
		c7 c6		c5	c4	c3	c2	c1 c0	= C
	231 400	d7 d6		d5	d4	d3	d2	d1 d0	0= D
	(+) 12	e7 e6	2	e5	e4	e3	e2	e1 e0	= E
	and the second		-				120	The Real F	- 0
	and the second		and a second	50		h13	h12	h110x h10 0	0= H1
			1	h23	h22	h21	h20	I A + B	0= H2
	C3 [25]	h3 <sub>3</sub> h3	2	h3 <sub>1</sub>	h3 <sub>0</sub>			TRESET	= H3
+)	h43 h42	h4 <sub>1</sub> h4	) 31	10.				- Parinte contraction and any set of the state of the set of the	= H4
	F3 [81]	h33 h3	2	h3 <sub>1</sub>	h3 <sub>0</sub>	h13	h12	h1 <sub>1</sub> h1 <sub>0</sub>	
+)	h43 h42	h4 <sub>1</sub> h4	0	h23	h22	h21	h20		
S10	S9 S8	S7 S6	(Street)	S5	S4	\$3	S2	S1 S0	= result

TWX: 910-338-2376

where the 7<sup>th</sup> bits are the most significant; the calculation is as

2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374 8-58

addition of other bits. The hardware implementation is a follows:

S1 and S0 are just h11 and h10. S10-S2 can be obtained through It needs four PLE10P4 devices, two 74S381 ALUs and one 74S182. An alternative is using ten 74S381 ALUs and four 74S182 Carry Lookahead Generators.



A comparison between the two architectures gives the following data:

	USING WALLACE TREE COMPRESSION	USING CONVENTIONAL ARITHMETIC LOGIC
Delay (ns)	WOR RECEIPTING THE MEY BO	115
Number of components	7	14
Total number pins on the parts	128	264

Since Wallace tree compression can be of any configuration, there is no predefined part available. A PLE device provides an excellent solution. The designer may define his own configuration as long as it can be put in a commercially available PLE device.

Monolithic



PLEIOP4 PLE CIRCUIT DESIGN SPECIFICATION VINCENT COLI 08/22/83 FIVE 2-BIT INTEGER ROW PARTIAL PRODUCTS ADDER MMI SANTA CLARA, CALIFORNIA .ADD AO AL BO BL CO CL DO DL EO EL .DAT PO PL P2 P3

P3, P2, P1, P0 = A1, A0 .+. B1, B0 .+. C1, C0 .+. D1, D0 .+. E1, E0 ; P = A+B+C+D+E

#### FUNCTION TABLE

TUNCTION TABLE

Al AO BL BO CL CO DL DO EL EO P3 P2 P1 PO S ST 29 45 00 LO SO DO LO SO DO LA SA

; AA	BB	CC	DD	EE	PPPP		CC	M	MEN	T	S								
;10	10	10	10	10	3210		A	+	В	+	C	+	D	+	E	=	41210 <b>q</b>		
LL	LL	LL	LL	LL	LLLL	6	0	+	0	+	0	+	0	+	0	=	0		
LH	LH	LH	LH	LH	LHLH		1	+	1	+	1	+	1	+	1	=	5		
HL	HL	HL	HL	HL	HLHL		2	+	2	+	2	+	2	+	2	=	10		
HH	HH	HH	HH	HH	нннн		3	+	3	+	3	+	3	+	3	=	15		
																	HLLLIN		

#### DESCRIPTION

THIS PLE10P4 PERFORMS PARTIAL PRODUCTS REDUCTION FOR WALLACE TREE COMPRESSION. FIVE ROWS OF 2-BIT NUMBERS (AL-A0, BL-B0, CL-C0, DL-D0, AND EL-E0) ARE NUMERICALLY SUMMED TO PRODUCE A 4-BIT RESULT (P3-P0).



## Wallace Tree Compression

PLE CIRCUIT DESIGN SPECIFICATION PLE12P8 VINCENT COLI 02/10/83 P5021 FOUR 3-BIT INTEGER ROW PARTIAL PRODUCTS ADDER MMI SANTA CLARA, CALIFORNIA ADD AO A1 A2 BO B1 B2 CO C1 C2 DO D1 D2 DAT PO P1 P2 P3 P4

P4, P3, P2, P1, P0 = A2, A1, A0 .+. B2, B1, B0 .+. C2, C1, C0 .+. D2, D1, D0 ; P = A+B+C+D

#### FUNCTION TABLE

; AAA	BBB	CCC	DDD	PPPPP		CC	MM	EN	ITS	5								A.A.
;210	210	210	210	43210	12	A	+	B	+	С	+	D		A P			10	
LLL	LLL	LLL	LLL	LLLLL	-	0	+ (	0	+	0	+	0	=	0 0	LILL		53	
LLH	LLH	LLH	LLH	LLHLL		1	+	1	+	1	+	1	-	4				
LHL	LHL	LHL	LHL	LHLLL		2	+ 1	2	+	2	+	2	=	8 2				
LHH	LHH	LHH	LHH	LHHLL	20	3	+	3	+	3	+	3	=	12				
HLL	HLL	HLL	HLL	HLLLL		4	+	4	+	4	+	4	=	16				
HHH	HHH	HHH	HHH	HHHLL		7	+	7	+	7	+	7	=	28				

#### DESCRIPTION

THIS PLE12P8 PERFORMS PARTIAL PRODUCTS REDUCTION FOR WALLACE TREE

COMPRESSION. FOUR ROWS OF 3-BIT NUMBERS (A2-A0, B2-B0, C2-C0, AND D2-D0) ARE NUMERICALLY SUMMED TO PRODUCE A 5-BIT RESULT (P4-P0).



Monolithic

# **Wallace Tree Compression**

THREE A MMI SAN	-BIT IN WTA CLAR ) Al A2 ) Pl P2	TEGER H A, CALI A3 B0 H P3 P4 H	ROW PARTIA FORNIA 31 B2 B3 C	L PRO	DUC C2	CTS	ADI	DER		VINCENT COLI 08/10/83
										idue Arithmetic using PLE Device
DE DA	10 20 20	PO - 7	10 10 20 20	ample	DI	2 02	DI		0	+ C3 C2 C1 C0 + B - MARAC
es, rays	EJ, EZ, EL	, = 0 = 7	Cio seubiser or	= 5. TI	Sm.	, 54	, D.	L, D	india.	C3,C2,C1,C0 C js P - ATBTC and the Residue Num
										m. The use of this system allows integer arithmetic to
FUNCTIO	N TABLE				= ()					
			2= 25 4= 1							netic elements is simply to store pre-computed values
A3 A2 1	A1 A0 B3	B2 B1	B0 C3 C2	C1 C0	P	5 P4	P	3 P	2 P	P1 P0
	0000	0000	000000	~	(Que					we are computing the results of the arithmetic operation
, AAAA	3210	3210	543210	a	T	ENT.2	1	c	YRE	ame PLE device organization may be used for ma
, 5210	5210	5210	545210	Maon	mol	B	<u></u>		080	ent tunctions. As an example, a 256x6-bit PLE defice t
LLLL	LLLL	LLLL	LLLLLL	0 8 0	bq+	0	+	0	=	$e^{-2}$ as a +x+-of binary multiplied by any 3-bit constant, $10 = =$
LLLH	LLLH	LLLH	LLLLHH	1	+	1	9+	1	-	ility which holds so much appeal for the use of PLEEIeve
LLHL	LLHL	LLHL	LLLHHL	2	+	2	+	2	=	mputational elements. 6 =
LHLL	LHLL	LHLL	LLHHLL	4	+	4	+	4	=	= 12
TTT T T	HLLL	HLLL	LHHLLL	8	+	8	+	8	=	= 24
прер										

gation causes too much delay for high-speed arithmetic. The esidue Number System (RNS) provides the required separaon property needed for high-speed arithmetic. Each digit of the NS annexentation is coded into a certain number of bits. In per-

DESCRIPTION

THIS PLE12P8 PERFORMS PARTIAL PRODUCTS REDUCTION FOR WALLACE TREE COMPRESSION. THREE ROWS OF 4-BIT NUMBERS (A3-A0, B3-B0, AND C3-C0) ARE NUMERICALLY SUMMED TO PRODUCE A 6-BIT RESULT (P5-P0).



Teble 1. Representation of 0 to 12 in RMS Using Moduli 3 and

In table 2 (4.6) is the set of moduli uses. Since 4 and 6 are not relatively prime, the number of integers that can be represented is not the product of 4 and 6, but instead is the LOM of 4 and 6 which is 12. The representation egain repeats Itself once every 12.

#### THREE 4-BIT INTEGER ROW PARTIAL PRODUCTS ADDER



Wallace Tree Compression

# **Residue Arithmetic using PLE Devices**

VINCENT COLL 08/30/83

PERIE 4-BIT INTEGER ROW PARTIAL PRODUCTS ADD WHI SANTA CLARA, CALIFORNIA ADD AG AL AN AN AN AN AN AN AN AN AN AN

#### **Residue Arithmetic using PLE Devices**

Conventional binary arithmetic can be replaced by another kind of computational methodology known as the Residue Number System. The use of this system allows integer arithmetic to be performed by arrays of PLE devices. The idea of PLE devices as arithmetic elements is simply to store pre-computed values of the arithmetic operation in the PLE memory cells and to use the input variables to the arithmetic as addresses to the PLE devices. Since we are computing the results of the arithmetic operations, the same PLE device organization may be used for many different functions. As an example, a 256x8-bit PLE device can be used as a 4x4-bit binary multiplier, or a 4+4-bit binary adder with the output multiplied by any 3-bit constant. It is this flexibility which holds so much appeal for the use of PLE devices a so computational elements.

## Introduction

Arithmetic operations often involve carry propagation. This propagation causes too much delay for high-speed arithmetic. The Residue Number System (RNS) provides the required separation property needed for high-speed arithmetic. Each digit of the RNS representation is coded into a certain number of bits. In performing the basic operations of addition, subtraction, and multiplication, no information is required to be passed between the digits. Therefore, the number of bits required for representing each digit can be partitioned so that commercially available PLE devices can be used to implement the arithmetic.

#### **Basics of the Residue Number System**

In this section, the elements of performing arithmetic using the RNS are introduced. The mechanism of coding numbers, the method of performing arithmetic using the RNS, and finally conversion between binary and RNS are presented.

#### **Coding of Residue Numbers**

In principle, the coding of Residue Numbers is extremely simple. A residue digit is the remainder when the number to be coded is divided by another number (a modulus). As an example, the residue of 15 divided by a modulus 7 which yields 1 as the remainder can be represented by  $|15|_7 = 1$ .

If operations are performed on an RNS where only one modulus is used, it will not be advantageous against a simple binary scheme at all since no information is encoded. Only the encoding of the binary numbers will provide the separation property which will speed up the arithmetic operation. The advantage of the RNS accrues when more digits are used. Another example of encoding a number using 3 moduli to give a 3-digit RNS representation is as follows: let the moduli be m1 = 3, m2 = 4, m3 = 5. The residues of X = 25 will be shown as xi where i = 1, 2, 3. Thus,

$$X3 = |25| m_3 = |25| 5 = 0$$

In the RNS using the moduli 3, 4, 5, the number 25 is represented as (1, 1, 0).

The number of unique representations for a set of moduli is the Least Common Mulitple (LCM) of the moduli. The most efficient set of moduli is one in which all moduli are pairwise relatively prime.

Tables 1 illustrates an example of a set of moduli (3, 4) which can represent 12 integers. Note that the representations of 0 and 12 are the same, since the representation repeats itself after 12 integers.

1.5	10.132149.5	14	2012	
	х	(3) x1	(4) x2	
	0	0	0	SOTING TOOR
Ī	1	1	1	
RODE	2	2	2	
1 11	3	0	3	
Ī	4	1	0	
Ī	5	2	1	
1994 17 - 19	6	0	2	
232241	C1 720	C31 C2	3	
	8	2	0	
	9	0	1	
	10	110111	2	
1	11	2	3	
Ī	12	0	0	

#### Table 1. Representation of 0 to 12 in RNS Using Moduli 3 and 4. The Representation Repeats Itself After 12 Intergers

In table 2, (4, 6) is the set of moduli uses. Since 4 and 6 are not relatively prime, the number of integers that can be represented is not the product of 4 and 6, but instead is the LCM of 4 and 6 which is 12. The representation again repeats itself once every 12 integers.

TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374 8-64



# **Residue Arithmetic Using PLE Devices**

	X	(3) x1	(4) x2	napping, For ex numbers ranging arbitrarily chosen
	0	0	0	can represent 331 intocer input and
	nly p outp	o .vilipion	1 1	alubom to? 4 bm
	2	2	2	becaces that bit c
	3	3	3	modulus. in fact, a
	4	0	4	
	5	1	5	
-	6	2	0	
	x 7	3	1	Lister .
2	8	0	2	
	9	1	3	
ts Realduos on	10	2	6 4 9	Figure 2. Mappin
	11	3	5	Modult
at hotsevero ad	12	0	0	Another exemple
ant not secara	80013	201 <b>1</b> 099	n e-1 bi	ANS. A 14-bit of
alternative is to	14	2	2	mapping, 16K is t use dik-deap PLF
devices (See	15	1003 00	3	selector (e.g., a
of the address	16	0	4	Figure 3)), The Fi
addressto 16K.	17	pni 1sqe	5	astire mapping se
	18	2	0	
	19	3	1	1.00
	20	0	2	29
	21	er 1	3	
	22	2	4	PLESPR
	23	3	5	
	24	0	0	

Table 2. Representation of 0x24 for Moduli 4 and 6. Since 4 and 6 are Not Relatively Prime, and Their LCM is Only 12, the Representation Again Repeats Itself Every 12 Integers

Negative numbers are formed in the same way negative numbers are formed in binary (two's complement) system. To form the two's complement of a number in binary, we subtract the number 2<sup>B</sup> where B is the number of bits of the representation. In RNS, we subtract the RNS number from mi to form the negative. Table 1 can be rewritten as in table 3 for encoding of negative numbers.

	X	(3) x1	(4) x2	this monary and black to noisivit
	In th <b>O</b> case	0	0	he divisor, the op
lo ensyri i In modulou	1	1	1	te de la trè atte
	2	2	2	netic can be four
	3	0	3	hiwolioted entry
ob ed nao	hns 4.Silu	6 intrio	0	orenample, 95 di
	5	2	1	inst finding the ve
	-6	0	2	196 2=1
	-5	1	3	98 7 = 4
	-4	2	0	
11.75	-3	0	1	dimenti sun scu tor
	-2	1	2	1/5 2=1
	-1	2	3	$1/5 _{7} = 3 \sin \cos  _{1}^{1}$

Table 3. Representation of -6 to 5 in RNS using Moduli 3 and 4

#### Arithmetic Using the RNS

For two RNS numbers, X and Y, the result of the addition of the two numbers, Z, in RNS is given by:

|xi + yi|mi = zi for all of the RNS digits.

The same result is found for subtraction and multiplication. This means that arithmetic can be carried out between the same digits of the two numbers, X and Y, without interaction between adjacent digits. The arithmetic is therefore "carry-free". As an example, let us consider the following computation:

Z = (863 x 3942) + (-862 x 3942) = 3942

We only need sufficient dynamic range to represent the result; intermediate overflows can be ignored. Let us choose the following moduli for the RNS representation: m1 = 7, m2 = 9, m3 = 11, m4 = 13

M = 9009

The above set can represent numbers in the range –4505 to 4504, and so this number range is sufficient for the calculation of this example. The computation is shown in table 4.

only operate o misers, X noe th s and their RM	(7) x1	(9) x2	(11) x3	(13) x4	inna ann) Istagath Ista invo
3942	1	0	4	3	epresente
863	2	8	en 5 i n	0001500	nould be
862	1	7	4	4	
-862	6	2	7	9	
863 x 3942	2	0	9	2	
-862 x 3942	6	0	6	1	RECETH
Z BM	10 10 01	0	4	3	= 3942

Table 4. Calculating Z = 863 x 3942 + (-862 x 3942) = 3942

e conversion of an integer to RNS can be viewed as a mapping cosas. PLE devices provide a natural implementation for -



#### 

Division of residue numbers is more complicated than addition, subtraction, or multiplication. If the dividend is exactly divisible by the divisor, the operation is easier. In this case, a division by a number is the same as a multiplication by the inverse of that number. The multiplication inverse of an integer X in modulo arithmetic can be found by finding the vector  $(d1, \ldots, dn)$  which satisfies the following:

For example, 95 divided by 5 in moduli 2, 7 and 9 can be done by first finding the vectors representing 95 and the inverse of 5.

So, for the multiplicative inverse of 5, we have:

$$\begin{split} |1/5|_2 &= 1 & |5 \times 1|_2 &= 1 \\ |1/5|_7 &= 3 \text{ since } |5 \times 3|_7 &= 1 \\ |1/5|_9 &= 2 & |5 \times 2|_9 &= 1 \\ \end{split}$$
 Therefore,  $|95/5|_2 &= ||95|_2 \times |1/5|_2|_2 &= |1 \times 1|_2 &= 1 \\ & |95/5|_7 &= ||95|_7 \times |1/5|_7|_7 &= |4 \times 3|_7 &= 5 \\ & |95/5|_9 &= ||95|_9 \times |1/5|_9|_9 &= |5 \times 2|_9 &= 1 \end{split}$ 

and the answer is 19.

The operation becomes more complicated when the dividend is not exactly divisible by the divisor or one of the moduli of the multiplicative inverse does not exist, say, if the residue of the divisor for that modulus is 0. In this case, we need to obtain the remainder and then subtract the remainder from the dividend and then perform the division. The problem in finding the remainder seems to be the same as performing the division itself. However, this type of division can be done in a process called scaling, which will not be discussed in detail in this paper.

In spite of the improvements made in implementing scaling algorithms, scaling still represents a major effort in any calculation. It is advisable to use RNS only on systems where many arithmetic operations can be performed for each scaling operation.

#### **A System Using an RNS**

An RNS is very useful in systems which have predefined operations and dynamic ranges. Moreover, it can only operate on integers, or at most, block floating-point numbers. Since the RNS involves conversions between integers and their RNS representations, and conversions by themselves are already time-consuming, the problem to be solved in the RNS system should be operation intensive.



#### **Conversion to RNS Representation**

The conversion of an integer to RNS can be viewed as a mapping process. PLE devices provide a natural implementation for

Monolithic

numbers ranging from 0 to 255, and the following moduli are arbitrarily chosen for conversion to RNS -2, 11 and 15 (which can represent 330 integers), 8 bits of address are needed for the integer input and 9 outputs (1 for modulus 2, 4 for modulus 11) and 4 for modulus 15). In reality, only 8 outputs are needed because that bit of residue for modulus 2 is not required, since the least significant bit of the integer is also the residue of itself in modulus. In fact, a PLE8P8 will be sufficient.



#### Figure 2. Mapping an 8-Bit Integer, X, to Its Residues on Moduli 2, 11 and 15

Another example is a 14-bit integer which is to be converted to RNS. A 14-bit address needs 16K address spaces for the mapping. 16K is too deep for a PLE device. An alternative is to use 4K-deep PLE devices. PLE12P4 and PLE12P8 devices and a selector (e.g., a PLE5P8 to control the PLE devices (See Figure 3)). The PLE5P8 device will decode two of the address bits and will selectively enable one of the four sets of PLE devices as the mapping set, thus deepening the effective address to 16K.



#### Figure 3. Mapping a 14-Bit Integer, X, to Its Residues by Selectively Enabling the Outputs of One of the Four Sets of 12-Input PLE Devices

This method of expansion is not effective with bigger integers. If the integer is N-bit and the PLE address space available is M-bit, then  $2^{N-M}$ sets of PLE devices will be needed. Besides, as the dynamic range increases, the width of the outputs will also increase about proportionally. An alternative method is to use two or more levels of PLE devices to generate the residues. The first level generates the remainders from the more significant bits of the integer and the products of some of the moduli. These remainders are in turns concatenated with the rest of the bits to become the inputs to the second level PLE devices.

8-66

For example, for a 16-bit integer 43689, and let us use (2, 11, 13, 15, 23) as the set of moduli. We may choose 23, 30 and 143 as the moduli for the first level. The first level consists of PLE12P4s and PLE12P8s which generate the remainders of the most significant 12 bits of 43689 which is 2730. We know that 2730 23 will be at most 22 and can therefore be represented by a 5-bit number; 2730 15 will be at most 14 and can be represented by another 4-bit number; and 2730 143 will be at most 142 and can be represented by a 6-bit number. The 5-bit number represented by 2730 23 will be concatenated with the least significant 4 bits of the integer and gives a 9-bit number which can perform another division by 23 to give the final 43689 23; the 4-bit number represented by 2730 15 will be concatenated with the least significant 4 bits of the integer and gives an 8-bit number which can perform another division by 15 to give the final 43689 15; the 6-bit number represented by 2730 143 will be concatenated with the least siginificant 4 bits of the integer and gives a 10-bit number which can perform another division by 11 and 13 to give the final |43689|11 and |43689|13. As in the first example, 43689 2 is just the least significant bit of the integer.



Figure 4. Mapping a 16-Bit Integer X to Residues in Modulo 2, 11, 13, 15, and 23 Using Two-Level Mapping. The First Level Gives Remainders from the More Significant Twelve Bits, While the Second Level Finds the Final Residues

In some circumstances, although an N-bit integer only has a dynamic range of  $2^{N}$ , the intermediate calculations may overflow. It is sometimes necessary to add some other moduli to boost up the dynamic range for the intermediate calculations.

# **Arithmetic Operations In RNS**

The arithmetic operations of the RNS is different from regular arithmetic in that even simple addition must be performed in modulo arithmetic. Simple ALU may not be able to handle this arithmetic. Again, PLE devices are proven to be most useful. A PLE8P4 device can perform addition, subtraction, or multiplication on two 4-bit residue numbers and give a 4-bit modulo result.



Figure 5. Calculating C = A + B, A - B, B - A, or A x B Using PLE8P4

If the modulus is large, say greater than 64, the combined number of bits for two residues will be greater than the number of address bits for the largest of the commercially available PLE device. Of course, more than one device can be used to deepen the effective address space. In this case, for every additional bit of a modulus, two more bits of address will be needed — one for each operand. In other words, for each additional bit of a modulus the address space of operation will be quadrupled. It is not very effective when the modulus grows too large. Fortunately, for both addition and multiplication, there are more efficient procedures.

#### Large Modulus Addition

Table 5 shows the contents required for the addition operations in modulus 11. There is a lot of redundancy in the table which can be compressed by reducing what should be eight bits of inputs to five bits. What we need is just another level of mapping. There are a total of 121 combinations for a number of modulus 11 operating on another operand of the same modulus. In reality, only numbers ranging from 0 to 10 can be represented in modulus 11. The sum ranges from 0 to 20 (not in modulus 11). This range can be represented by a new set of submoduli (3, 7) which is five bits wide. In fact, any new set of submoduli which has a dynamic range of at least twenty-one can be used. The operands in modulus 11 will be converted to their representations in submoduli 3 and 7. The addition is done in the submoduli and the result is reconverted back to modulus 11 RNS (see Table 6).



on the sitil's to give two-fevel ope	(0.0)	0	1	2	3	4	5	6	7	8	9	10	spowdag Bug
solution for Wallace Tree Compre	0	0	No10	2	3	4	5	6	7	8	9	10	T autubam te
and and the	1	1	2	3	4	5	6	7	8	9	10	0	own to toubo
	2	2	3	4	5	6	7	8	9	10	0	1	nheady too la
All and contractions and	3	3	4	5	6	7	8	9	10	0	1	2	ermay use mire lice. For a mor
Reverse Mapping to Get Xpp	4	4	5	6	7	8	9	10	0	1	2	3	linis scheme. I
y 11 7	5	5	6	7	8	9	10	0	1	2	3	4	$(x + y)^2 - (x + x)$
	6	6	7	8	9	10	0	1010	2	3	4	5	and x - y first
NEXE STANKARA ST	7	7	8	9	10	0	1	2	3	4	5	6	oe scaled by
	8	8	9	10	0	1	2	3	4	5	6	7	nust ole an tradition
	9	9	10	0	1	2	3	4	5	6	7	8	bna / + x ale
atiene Time Compression to Redue	10	10	0	1	2	3	4	5	6	7	8	9	a obert, eut e

# **Residue Arithmetic Using PLE Circuits**

x + y	0	390	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
x + y  11	0	1919	2	3	4	5	6	7	8	9	10	0	ođe	2	03	4	5	6	7	8	9
x + y  7	0	(511)	2	3	4	5	6	0	1	2	3	4	5	6	0		2	3	4	5	6
x + y  3	0	1.640	2	0	1	2	0	111	2	0	101	2	0	osi <b>t</b> ie	2	0	nc1e	2	0	us <b>1</b> 3	2

Table 6. Conversion Table Between Modulo 11 Arithmetic and Modulo 3 and 7 Arithmetic



Figure 6. Calulating Addition of Two Numbers in Modulo 11 Using Submoduli Operations

Monolithic

#### **Large Modulus Multiplication**

The solution to this problem in multiplication is similar. For example, if two RNS digits in modulus 91 is to be multiplied, (7, 13) may be chosen as a set of submoduli. The representation of an RNS digit in modulus 91 needs 7-bits. There 7-bits are first mapped to two RNS digits — in modulo 7 which needs 3-bits; and in modulo 13 which needs 4-bits. The representations of the two operands in the two moduli can then be multiplied and give the result in modulo 91. Unfortunately, this scheme can be used only when the modulus can be expressed as a product to two integers which are relatively prime. But, in this case, the RNS digit may simply be represented as submoduli.



#### Figure 7. Calculating Multiplication of Two Numbers in Modulo 91 Using Submoduli Operations

Suppose another modulus 101 is used. 101 is a prime number and RNS in modulus 101 ranges from 0 to 100. The real dynamic range of the product of two numbers in modulus 101 is 0 to 10000, which is already too large for a PLE address space. For this modulus, we may use three 4 K-deep PLE devices to deepen the address space. For a modulus like 1001, it may not be too efficient to use this scheme. Instead, since:

$$xy = [(x + y)^{2} - (x - y)^{2}] / 4$$
  
r = [x + y)<sup>2</sup>] / 4 - [(x - y)^{2}] / 4

we may do x + y and x - y first and then do the squaring of the sum and the difference scaled by a factor of 4. Since the final product of two integers must be an integer, the squaring and scaling may be performed in one operation with the fractional part discarded. The way to obtain x + y and x - y is the same as what was discussed earlier in the "Large Modulo Addition" session.

In any event, operations on residues of large moduli are slower and involve more hardware and are not recommended.



Figure 8. Performing Modulo 1001 Multiplication

#### The Reverse Conversion

The reverse mapping from RNS to integer is not as straightforward as the other way. For an RNS system which has a total of twelve bits for all the residues, we can still use 12-input PLE devices to convert. We may also use several sets of 12-input PLE devices to reverse map the RNS if the integer is not much longer. But for very long integers, we may need to use the general algorithm for the reverse map:

- 1. Find  $M = m1 \times m2 \times \ldots \times m_{n-1}$  (where n is the number of moduli)
- 2. Find ti = M/mi

3. Find X = |x1t1 + x2t2 + ... + xn-1tn-1|M In hardware implementation, ti's are all known beforehand, We can map xi's to get the xiti's. Then we may perform Wallace Tree Compression (see the session on this subject in this handbook for more information) on the xiti's to give two-level operands which add to the final sum and divide it by M to get X. Again, PLE devices provide the best solution for Wallace Tree Compression.



Figure 9a. Reverse Mapping to Get Xiti





8-68

#### Conclusion

Memory elements provide excellent solutions to mapping functions — for control purposes, for arithmetic operations and general logic replacements. This paper investigates the possibility of using PLE devices as arithmetic units. In fact, for logic like residue number arithmetic, there is no better solution than to use these devices.

If there are in bits of data and the result is U-bit wool, and it in its very large, say 20, and L is 8, then we need 20 bits of address lines if we want to use only PLE mapping. Since 20 bits of address transiste to 1M words, and there is no available M-deep PLE device on the market, it is not realistic to use PLE mapping. Instead, H (i) can be partitioned as follows:



The 20-bit accreases can be separated to two 10-bit accreases and each of them is individually mapped. The two outputs will then be added togother to give H (J). An Implementation of this mapping is shown in floure ?



Figure 2. Mapping the J<sup>ID</sup> Bit of Each of x<sub>1</sub>'s to an L-bit Result When There Are Too Many x's (20 in Tisls Case)

There is another alternative for implementing a sum-of-product constation: by using a multiplier accumulator (MAC).

The main constraint on distributed arithmetic is that one set of the multiplicands must be fixed, i.e. are in this case, for the sum-of-product mapping while a MAC will allow flexibility.

There are normally some constraints on the width for the data bus from which the operands are loaded. If all the operands are new, will need M cycles to load in the operands anyway, distributed arithmatic offers no advantages over MAC since distributed before any operation can start while MAC can beform a multiplication and an addition every cycle. M cycles will be needed anyway for the complete operation using a MAC while distributed arithmatic may late even inder.

On the other hand, for operations like convolutions where one cel of operands are fixed and only one new variable pperand is needed for every result, distributed arithmetic will be a better colution since if can give a result in every plock-cycle while a MAC will need M-cycles (Because recalculations of all the product terms are necessary). An implementation for convolu-

# Acknowledgement

Portions of this article were extracted from "Integer Arithmetic Using PROMs" by Dr. G. A. Jullien of the University of Windsor, Canada.

#### Distributed Arithmetic Using PLE Devices

in digital signal processing, sum-of-product type of operations are often necessary. These operations take the form of:

 $y = \sum_{i=1}^{m} a_i x_i$  where  $a_i^* a$  are some constants

Freel multiplications are to be performed on every product farm t will need a total of M multiplications and M-1 additions. Multiplication operations normally take much longer than simple addition. An alternative to calculate equations of the above form is by using distributed artithmetic.

uppose there is an N-bit integer X given by :

$$= [x(N-1), x(N-2), \dots, x(1), x(0)] =$$

r equivalently: N-1

 $\mathbf{x} = \sum_{i=0}^{N} \mathbf{x}(i) \mathbf{z}$ 

where x(N-1) is the most significant bit. The equation:

 $y = \sum_{i=0}^{M} a_i x_i$ 

tes bessergixe ed nat



Now, lat:

 $M(i) = \sum_{i=1}^{i} a_i x_i$ 

Since H (j) is independent of i and since  $a_1$ 's are all constants, we precompute for every x (j) =  $[x_1(j), x_2(j), \dots, x_M(j)]$  the values of H (j). Then x (j) can be used as the address of PLE devices whose outputs are the precomputed result H (j).



Figure 1. Mapping the J<sup>ID</sup> Bit from Each of the x<sub>1</sub>'s to An L-bit Result

PLE\* is a trademark of Monolible Memores

Monolithic III Memories

# Distributed Arithmetic Using PLE™

Devices becomixe new elains with to anothe Shrive to visit so notified A.D. of vd "eMORM" gree

Memory elements provide excellent solutions to mapping functions — for control purposes, for arithmetic operations and general logic replacements. This paper investigates the possi-

# Distributed Arithmetic Using PLE Devices

In digital signal processing, sum-of-product type of operations are often necessary. These operations take the form of:

 $y = \sum_{i=1}^{N} a_i x_i$  where  $a_i$ 's are some constants

If real multiplications are to be performed on every product term, it will need a total of M multiplications and M-1 additions. Multiplication operations normally take much longer than simple addition. An alternative to calculate equations of the above form is by using distributed arithmetic.

Suppose there is an N-bit integer X given by :

$$x = [x(N-1), x(N-2), \dots, x(1), x(0)]$$

or equivalently:

У

 $x = \sum_{\substack{j=0}}^{N-1} x(j) 2^{j}$ 

where x(N-1) is the most significant bit. The equation:

can be expressed as:

$$y = \underbrace{\sum_{i=1}^{M} a_i \left( \sum_{j=0}^{N-1} x_j(j) 2^j \right)}_{\substack{j=0 \\ j=0}} = \underbrace{2^j \left( \sum_{j=1}^{M} a_i x_j(j) \right)}_{\substack{j=1 \\ j=1}}$$

Now, let:

$$H(j) = \sum_{i=1}^{M} a_i x_i(j)$$

Since H (j) is independent of i and since  $a_1$ 's are all constants, we precompute for every x (j) =  $[x_1(j), x_2(j), \ldots, x_M(j)]$  the values of H (j).Then x (j) can be used as the address of PLE devices whose outputs are the precomputed result H (j).



Figure 1. Mapping the j<sup>th</sup> Bit from Each of the x<sub>i</sub>'s to An L-bit Result

PLE" is a trademark of Monolithic Memories.

If there are M bits of data and the result is L-bit wide, and if M is very large, say 20, and L is 8, then we need 20 bits of address lines if we want to use only PLE mapping. Since 20 bits of address translate to 1M words, and there is no available 1M-deep PLE device on the market, it is not realistic to use PLE mapping. Instead, H (i) can be partitioned as follows:

$$H(j) = \frac{20}{\sum_{i=1}^{2} a_i x_i} (j) \text{ for } M = 20$$
$$= \frac{10}{\sum_{i=1}^{2} a_i x_i} (j) + \frac{20}{\sum_{i=1}^{2} a_i x_i} (j) + \frac{20}{\sum_{i=1}^{2} a_i x_i} (j)$$

the 20-bit address can be separated to two 10-bit addresses and each of them is individually mapped. The two outputs will then be added together to give H (J). An implementation of this mapping is shown in figure 2.



#### Figure 2. Mapping the j<sup>th</sup> Bit of Each of x<sub>i</sub>'s to an L-bit Result When There Are Too Many x's (20 in This Case)

There is another alternative for implementing a sum-of-product operation: by using a multiplier accumulator (MAC).

The main constraint on distributed arithmetic is that one set of the multiplicands must be fixed, i.e. ai's in this case, for the sum-of-product mapping while a MAC will allow flexibility.

There are normally some constraints on the width for the data bus from which the operands are loaded. If all the operands are new, it will need M cycles to load in the operands anyway, distributed arithmetic offers no advantages over MAC since distributed arithmetic needs to wait for all the operands to be loaded in before any operation can start while MAC can perform a multiplication and an addition every cycle. M cycles will be needed anyway for the complete operation using a MAC while distributed arithmetic may take even longer.

On the other hand, for operations like convolutions where one set of operands are fixed and only one new variable operand is needed for every result, distributed arithmetic will be a better solution since it can give a result in every clock-cycle while a MAC will need M-cycles (because recalculations of all the product terms are necessary). An implementation for convolution is shown in Figure 3.

Monolithic

TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

8-70

## **Distributed Arithmetic Using PLE Devices**



1) For j = 0,  $y_0 = 2^0 H (0) = H (0)$ 

Note that the second term of the last equation means that the previous result (yi-1) is shifted right one-bit; the last bit of yi-1 is

2) For j = 1 to N-1

truncated.

 $y_i = H(j) + 1/2 H(j-1)$ 

Due to the fact that there are a number of shift operations necessary for each data load, this method is recommended for the following conditions:

- 1) This design is under cost, power dissipation, and board space constraints.
- 2) This design is for high M-to-N-ratio array multiplications.

MAPPER

ACCUMULATOR

1 L-1

ALU

H (j)

LAST BIT TRUNCATED

OFF

Monolithic

8-71
# Registered PLE Devices in Pipelined Arithmetic

PLE devices are useful as logic elements, and registered PLEs are excellent media for pipelined arithmetic. Monolithic Memories supplies a number of registered PLE devices which provide effective solutions to pipelined systems.

A data processing system may have fall-through architecture. Since many of these operations may take a long time, it happens that the devices are not often tied up in operations. For example, in a system as in figure 1, the operations can be divided into three functional blocks. When the operands are loaded in, block 1 will operate first, followed by block 2 and then by block 3. When the data is in block 2, block 1 is not doing anything. We cannot at this time put in the next set of operands because changes in operands may disturb the operation in block 2.

BLOCK 1	tpd(blk 1
BLOCK 2	tpd(blk 2
BLOCK 3	tpd(blk 3)

Figure 1. An Example of the Fall-Through Approach to Arithmetic Operation

A solution to this is by registering the operands and signal paths when the operations is switched to block 2; and by registering the operands and signal paths again when the operations is carried out in block 3. The result is stated in figure 2. This architecture is called the pipelined structure. It makes the loading of the second set of operands possible even before the first result is out, thus increasing the throughput.

T	BLOCK 1	1
810.8	REGISTER	rig i
Г	BLOCK 2	
	REGISTER	
	BLOCK 3	

Figure 2. Pipelined Arithmetic Operation

The introduction of the registers for the pipeline increases the operation time of every block due to the addition of the setup times and the clock to output delays. The result is as follows:

 Overall delay. The architecture in Figure 2 will need at least an additional 2 setup time and 2 clock to output delays of a register. In real, it will be more, because the minimum clock period will be determined by the sum of (i) the maximum of the operation times of individual blocks, and (ii) the setup time of the pipelined registers and (iii) the clock to output delay of the pipelined registers. Symbolically, the overall delays for the architectures in Figures 1 and 2 are:

Where  $t_{pd}$  (Fig. 1) and  $t_{pd}$  (Fig. 2) are the propagation delays of the architectures in figure 1 and figure 2 respectively;  $t_{pd}$  (blk 1)  $t_{pd}$  (blk 2),  $t_{pd}$  (blk 3) are the propagation delays of block 1, block 2, and block 3 respectively; and  $t_{su}$  and  $t_{clk}$  are the setup time and clock-to-output delay of the registers respectively.

2) Throughputs of clock rate. The architecture in figure 1 has a throughput period of  $(t_{pd} (blk 1) + t_{pd} (blk 2) + t_{pd} (blk 3) + t_{su} + t_{clk})$ , assuming that the operands are coming from and the result is going to some registers; the architecture in Figure 2 has a throughput period of (max[ $t_{pd} (blk 1)$ ,  $t_{pd} (blk 2)$ ,  $t_{bd} (blk 3)$ ] +  $t_{su} + t_{clk}$ ) which is faster.

PLE devices are useful as logic elements, and registered PLE devices are excellent media for pipelined arithmetic. Monolithic Memories supplies a number of registered PLE devices which provide effective solutions to pipelined systems.

Applications for pipeline arithmetic include array and digital signal processing.

Note that the second term of the last equation means that the previous result  $|0\rangle_{1-1}$  is shifted right one-bit, the last bit of  $\gamma_{1-1}$  is



TWX: 910-338-2376 2175 Mission College Boulevard, Santa Clara, CA 95054 Tel: (408) 970-9700 TWX: 910-338-2374



8-72

**Contents Section 9** 

Advice Reports Table of Contents for Section 9 Testing Your PAL Devices 9-3 PAL20RA10 Design for Testebility 9-8	
PAL® Device Int	oduction 1
PAL/HAL® Device Spec	ifications 2
es analisoliga werd t PAL Device Ap	olications 3
20-8 99-8 21-9 21-9 21-9 21-9 21-9 21-9 21-9 21-9	Tutorial 4
S-01 PALASM® Softwa	e Syntax 5
PLE™ Circuit Int	oduction 6
PLE Circuit Spec	fications 7
PLE Circuit Ap	lications 🕃
Article	Reprints 9
Representatives/Di	stributors 10

Menaltica MUL Manaka

# **Contents Section 9**

Article Reprints	
Table of Contents for Section 9	9-2
Testing Your PAL Devices	9-3
PAL20RA10 Design for Testability	9-8
PAL Design Function and Test Vectors	9-10
Metastability	9-13
Fast 64x64 Multiplication Using 16x16 Flow-Through Multiplier	
and Wallace Trees	9-17
High-Speed PROMs with On-Chip Registers and Diagnostics	9-29
Diagnostic Devices and Algorithms for Testing Digital Systems	9-41
A Copiler for Programmable Logic in FORTH	9-53
High-Speed Bipolar PROMs Find New Applications as	
Programmable Logic Elements	9-62
ABEL™ a Complete Design Tool for Programmable Logic	9-69
CUPL™ the Universal Compiler for Programmable Logic	9-73
Representatives/Distributors	10-2

Article Reprints

· Farming half hard beneficiated and

۸

# **Testing Your PAL Devices**

Manouchehr Vafai

# Introduction

The advantage of Programmable Array Logic (PAL®) circuits as a basic building block of digital system is now well established. PAL circuits are a unified group of devices which combine programmable flexibility with high speed and extensive selection of interface options.

The architecture of PAL circuits consists of programmable-AND-OR gate arrays, output-registers and I/O feedback as shown in Figure 1.





The increased system speed, reduced chip count and availability of a CAD tool called PALASM<sup>™</sup> software should leave no doubt for design engineers that they have made a right choice in choosing PAL circuits.

The HAL circuit family is the masked program version of a PAL circuit. HAL® circuits will provide the users a cost-effective solution for large quantities and is unique in that it is a gate array with a programmable prototype.

The following steps are required when designing with PAL circuits.

- · Familiarity with Demorgan's law.
- · Familiarity with the Karnaugh maps.
- · Ability to express logic equation in Sum-of-Product form.
- · Ability to write simple seed vector for function table.
- · Familiarity with different PAL circuits.

# Programming PAL Circuits

PAL circuits will be programmed using PALASM software.

PALASM software is the CAD tool developed by Monolithic Memories to facilitate the process of programming. PALASM software is a Fortran IV program which assembles and simulates PAL circuits design specifications. It generates PAL circcuit fuse patterns in formats compatible with PAL circuits or PROM programmers.

Besides generating PAL circuit fuse pattern in different pro-

gramming formats, PALASM software does the following:

- Assembles PAL circuit design specification and reports error messages.
- Simulates the Function Table.
- Tests each product term for Stuck at zero (SA0) and stuck at one (SA1) faults.

The purpose of writing vectors is to prove that a device is capable of performing it's function before it is put in a system. PALASM software will exercise the vectors and will report any discrepancy. Writing vectors will raise confidence that a device will function properly at least in the design level. The simulator also transfers the function table vectors to a set of universal test vectors which may be used for functional testing after the device is programmed.

When a new system is transferred to production, the system designer hands over the responsibility for the system to the test engineering department, who now determines how and what test should be performed to ensure proper operation of the system. At this point the system designer transmits the necessary information for understanding the system operation. Unfortunately, much information is lost at this point. Test engineers usually have a hard time understanding how the system works with insufficient information. It is the design engineer who best knows the operation of his PAL circuit design, and it is the design engineer who can quickly specify a few seed vectors to give the test a starting point in solving the future problem.

### Design for Testability of neo ew S bris I seeso ni

In short the only way to control a digital circuit is to apply a known value to it's input. Fault simulation has been the best technique of yielding a quantitive measure of test effectiveness. Fault simulation will test stuck-at-0 (SA0) and stuck-at-1 (SA1) of input and output lines. By generating test vectors that will test for each product term for (SA0) and (SA1) faults, then by observing the corresponding output and comparing it with the fault-free output, one can conclude whether a fault can be detected or not.

Consider the following example:



Figure 2. Logic Diagram and It's PAL Circuit Implementation

The above logic is testable because we have full control ov each node for (SA0) and (SA1) test.



ABCDEFZ 1110XX1

(vector-1)

The implementation using PAL circuits is as follows:

The (vector-1) selects a product term P1. Under a fault-free condition, the output (2) will be high (we can observe this); however, under a fault condition the output will be low. In other words, one can conclude that either product term (P1) is (SA0) or outputs Z (Figure 2.) are (SA0).

Now consider vector 2.

· Tasts each product term for ABCDEFG

As it can be seen that both of the product terms are low, if the observed output is high, one can conclude that either product terms or outputs are Stuck-at-one.

000000 (vector-2)

(vector-2)

Fault simulation grading is used by Monolithic Memories to evaluate candidates design for transfering from a PAL circuit to a HAL circuit.

In designing with PAL circuits, four different cases should be considered.

- 1. A purely combinational circuit where output is function of input.
- 2. A purely combinational circuit where output is function of input and feedback from output.
- 3. A purely sequential logic where output is function of input and feedback from output.
- 4. A combinational-sequential logic where output is function of input, feedback from combinational output and feedback from sequential output.

In cases 1 and 2 we can define a structured way of writing function table. Cases 3 and 4, on the other hand, because of dependency of the device on the previous state of the device, impose a relatively more sophisticated scheme of testing 

In the following examples the various techniques which might be helpful in testability of PALs, will be discussed.

Example 1: Glitch-free and Testable

Suppose we want to implement (EQ-1) using any of the combinational PAL.

> $F = X^*A + \overline{X}^*B$ (eq-1)

The K-MAP and logic diagram are shown in (Figure 3.)





The above logic is testable because we have full control over each node for (SA0) and (SA1) test.



Figure 4. PAL Circuit Implementation of the Logic

Ideally the output should always be high if both inputs are high. The circuit is not glitch-free, the output might momentarily drop to low if we change the state of X, due to propagation delay between X and X.

The problem will be solved by including a redundant (AB) term to (eq-2).





Node (2) is not Observable for (SA0). One can not force node (2) to one and keep node (1) and (3) in the low state. So the redundant product term is untestable.

This circuit can be made testable by the addition of control signal (Y) as follows:



#### Figure 6. Glitch-free and Testable Logic

Now the logic is glitch-free and testable.



The initial state of the oscillator is unknown; this system can be made testable as follows:



Figure 8. Implementation of F := F with SET and RESET

It has been done by addition of two control signals (RESET and SET) and one extra product term.

M BALL

### **Illegal States**

Upon power-up the initial state of output registers are unknown; this might force the device into one of the "illegal states".

The design engineer should be worried about the illegal state at design time. For example let's look at modulo-6 state machine



Figure 9. State Transition Diagram for a Modulo-6 Counter

The design engineer might ignore the other possible state (6, 7) but his ignorance might be costly at test time. If upon power-up the machine starts at either of (6) or (7) state, there is no way to control the state-machine. The best solution is to force both of the illegal states into one of the known states.



Figure 10. A Modulo 5 Counter with No Illegal State

Example 3: Design "pitfall" Case One

Consider the implementation of the following example

Q1 := |1 \* Q1



Figure 11. Implementation of Q1 := I1 \* Q1 Using a PAL

If Q1 falls to zero, it will stay there forever. The logic needs a control signal for output reset.

#### Example 4: Design "Pitfall" Case Two

Consider the implementation of the following equation:  $\overline{Q0} = \overline{A}^* \overline{Q1}^* Q0 + A^* Q1^* \overline{Q0} + \overline{Q0}$ 



Figure 12. Implementation of Q0 = A\*Q1\*Q0 + A\*Q1\*Q0 + Q0

If  $\overline{Q0}$  goes to one it will stay there forever, the logic needs a control signal to clear it's output.

## Hard Array Logic (HAL) Devices

The HAL device is the Hard Array version of a PAL device.

HAL logic circuits are the best choice for designs that are firm and volumes are large enough to justify the initial cost. Besides having Boolean equation in PAL DESIGN SPECIFICATION format the user should provide the following.

- A FUNCTION TABLE which gives enough information about the operation of the device. Normally this FUNC-TION TABLE shall test a minimum of 50% "Stuck at fault" grading using PALASM or TEGAS fault grading test.
- The FUNCTION TABLE shall be constructed such that the device may be initilized to a known state within a specified number of steps (or clocks).

The HAL CIRCUIT SPECIFICATION is the input file used with PALASM software for the HAL's. The input format as shown in example 5 is as follow:

- Line 1 HAL circuit part number
- Line 2 user's part number followed by originator's name and the date
- · Line 3 device application name
- · Line 4 user's company name, city, state
- Line 5 pin list which is a sequence of symbolic names separated by one or more spaces. All pins including VCC and GND must be named
- Line M the logic equation which are used to generate metal masks from the provided equations

Itashed line; a.g.(\_\_\_\_\_\_\_which in turn is followed by a list of vectors, one vector partition. One state must be specified or each pin name and optionally separated by spaces. A vector is a sequence of states listed in the same order as the

PAL®, and HAL® are Registered Trademarks of Monolithic Memories

LINE 1

LINE 2

LINE 3

INF 4

LINE 5

LINE N'IT IO MAO CITI anteta lopetti erit

LINE M





ABCDEFGHIJKLMNOPQR

OPTIONAL COMMENTS FIELD AB CDE FGH IJKL MNO POR

LH	XXX	XXX	XXXX	XXX	XXX	(EQ-1, PT-1)	SA0	TEST	
町	XXX	XXX	XXXXX	XXX	XXX	(EQ-1, PT-1)	SAL	TEST	
XX	HEH	XXX	XXXX	XXX	XXX	(EQ-2, PT-1)	SAO	TEST	
XX	LLL	XXX	XXXX	XXX	XXX	(EQ-2, PT-1)	SAL	TEST	
XX	XXX	HIH	XXXX	XXX	XXX	(EQ-3, PT-1)	SA0	TEST	
XX	XXX	LHH	XXXX	XXX	XXX	(EQ-3, PT-2)	SA0	TEST	
XX	XXX	LLL	XXXX	XXX	XXX	(EQ-3, PT-1, 2)	SAL	TEST	
XX	XXX	XXX	LHHH	XXX	XXX	(EQ-4, PT-1)	SA0	TEST	
XX	XXX	XXX	HLHH	XXX	XXX	(EQ-4,PT-2)	SAO	TEST	
XX	XXX	XXX	HHLH	XXX	XXX	(EQ-4, PT-3)	SAO	TEST	
XX	XXX	XXX	HHHL	XXX	XXX	(EQ-4, PT-1, 2, 3)	SAL	TEST	
XX	XXX	XXX	XXXX	LLH	XXX	(EQ-5,PT-1)	SAO	TEST	
XX	XXX	XXX	XXXX	HHL	XXX	(EQ-5, PT-1, 2)	SAL	TEST	
XX	XXX	XXX	XXXX	XXX	HIH	(EO-6.PT-1)	SAO	TEST	

#### DESCRIPTION

THE MAIN PURPOSE OF THIS EXAMPLE IS TO FAMILIARIZE THE USER WITH WHAT WE MEAN BY "FUNCTION TABLE", PRODUCT TERM (PT) COVERAGE, STUCK-AT-0 (SAO) AND STUCK-AT-ONE (SA1) TESTS.

#### EXAMPLE 5

· Line N the function table which begins with the key word "FUNCTION TABLE." It's followed by a pin list which may be in a different order and polarity from the pin list in line 5. VCC and GND cannot be listed. The pin list is followed by dashed line: e.g.: \_ \_ \_ which in turn is followed by a list of vectors, one vector per line. One state must be specified for each pin name and optionally separated by spaces. A vector is a sequence of states listed in the same order as the pin list and followed by an optional comment.

The allowable states are H (HIGH LEVEL), L (LOW LEVEL), X (IRRELEVENT), C (TRANSITION FROM HIGH TO LOW OR CLOCK PULSE) and Z (HIGH IMPEDENCE), After preparing the PAL DESIGN SPECIFICATION in the above format, PALASM software can be used to simulate and perform fault testing.

Edwin Young

This article is written to trutp customers of the PRE20RU scorence source fundamental design. For-tearchilly issues whit ray unles due to the parts unique anothercourse. Oustome fould undernand that there issues anothercourse design when



The outgrief which werks to use a zonw totor memore design of beer in mind that although line pair has preloadability, card designs could diminish the effectiveness of this feature. T billowing rules are prescribed to help eachstaft Test Engliseon accuptance standards for the 2014 ID. Additional perusal gue fines applicable are available in the P&L Handbook whole mpi Testing Your RAL Devices by M. Vata.

### Avoid False Letching Situations

The equation  $D = (A^*B) + (C^*C)$  and its variants are susceptible to latching hazards since ATE may have considerable input since. Of course, from a testing view point, such implemented, care mus should be exolded. But if they must be implemented, care mus be axercised in developing the bindbion table so as to accour for the posts billy of latching. The darginger must adopt and stid for the posts billy of latching. The darginger must adopt and stid for some guideline such as 'no more than one input to derigoes blange in logic value per vector, when specifying the function table.

8 XXXXXXXXXXXXXI1FXXXXXX1 9 XXXXXXXX1X01HXXXXXX1 13 XXXX11XXXXX0XX1 14 XXXXXX10XXXXXHXXXXX1 PASS SIMULATION PRODUCT: 1 OF EQUATION. 6 UNTESTED (SAL) FAULT PRODUCT: 2 OF EQUATION. 6 UNTESTED (SAL) FAULT PRODUCT: 2 OF EQUATION. 6 UNTESTED (SAO) FAULT

NUMBER OF STUCK AT ONE (SAL) FAULTS ARE = 8 NUMBER OF STUCK AT ZERO (SAO) FAULTS ARE = 9 PRODUCT TERM COVERAGE = 85%

**FAULT-TESTING** 

The following information is reported to the user

- Total number of SA1 Faults. (8 in example 5)
- Total number of detected SA0 faults. (9 in example 5) SA1 faults + SA0 faults
- 2 \* total number of product terms
  - \* 100 % ( $\frac{8+9}{2*10}$  \*100% = 85% ex-5)
- One vector may detect more than one SA0 OR SA1 FAULTS (vector # 11 in example 5)
- The user is reported with a message which tells him the product term for which it was not tested. (PRODUCT TERM 1 & 2-EQ 6, in example 5)

The following vectors can be added to the function table in example 5 in order to achieve 100% fault coverage.	
AB CDE FGH IJKL MNO POR COMMENTS (EXAMPLE 5)	
XX XXX XXX XXX XXX LHH (EQ-6,PT2) SAO TEST XX XXX XXX XXX XXX HHL (EQ-6,PT-1,2) SAI TEST	and a second sec
ALASM <sup>™</sup> software has tested the BASIC GATES	
bove function table for example 5, 1 X00000000000000000000000000000000000	
5 XX10XXXXXXXXXX 6 XX01XXXXXXXXXXXX 7 XX00XXXXXXXXXXXX 7 XX00XXXXXXXXXX	
8 X000000X111E0000X1 9 X000000X1X01E00000X1 10 X000000X1X11E00000X1 11 X000000X1X11E00000X1 11 X000000X1X11E0000X1	
12 X00X00X000000000000000000000000000000	
PASS SIMULATION NUMBER OF STUCK AT ONE (SAL)	FAULTS ARE = 10
NUMBER OF STUCK AT ZERO (SAO	PALASM <sup>™</sup> is a trademark of Monolithic Memories.

# PAL®20RA10 Design for Testability

# Edwin Young

This article is written to help customers of the PAL20RA1 recognize some fundamental design-for-testability issues which may arise due to the part's unique architecture. Customers should understand that these issues represent design criteria which Monolithic Memories will use to accept PAL20RA10 patterns for test generation/fault grading and for estimating the resource cost to test engineering if accepted. This article does not address the BUSINESS REQUIREMENTS such as the need for acceptable test vectors and the acceptability of a particular pattern for processing as a HAL® device.

The designer who wishes to use a 20RA10 in his/her design must bear in mind that although the part has preloadability, certain designs could diminish the effectiveness of this feature. The following rules are presented to help establish Test Engineering acceptance standards for the 20RA10. Additional general guidelines applicable are available in the PAL Handbook article reprint "Testing Your PAL Devices" by M. Vafai.

# **Avoid False Latching Situations**

The equation  $D = (A^*B) + (C+D)$  and its variants are susceptible to latching hazards since ATE may have considerable input skew. Of course, from a testing viewpoint, such implementations should be avoided. But if they must be implemented, care must be exercised in developing the function table so as to account for the possibility of latching. The designer must adopt and stick to some guideline such as "no more than one input undergoes a change in logic value per vector" when specifying the function table.



Assume A, B and C are primary inputs while D is a fed-back output. The waveforms to the left show two possible outcomes for output D depending on the skew of inputs A and B, which is a function of tester calibration.

PAL® and HAL® are registered trademarks of Monolithic Memories.

The latch problem described is not unique to the 20RA10 but is clearly applicable to any PAL with asynchronous outputs with feedback (e.g., 16R4). The designer should realize, however, that false latching may occur on a 20RA10 even if all outputs are registered. Consider the equation set D:= C and D.CLKF = A\*B for a simple registered 20RA10 output. The resulting waveforms would look similar to those of the previous asynchronous example. The important distinction here is that a 20RA10 has programmable asynchronous clocks rather than a single 'master clock' pin which can cause difficulties in testing.

## Allow Data to Setup Prior to Clocking

The previous two pitfalls were examples of flaky latching due to glitches during testing. Consider the equation set C := B and C.CLKF = A for a registered output. The following example shows a definite positive latching...but of flaky (skewed) data.



Assume B is a primary input. Then the timing for situations at far left and left may be with A as feedback and as primary input respectively.

This example illustrates another aspect of the programmable asynchronous clock feature of the 20RA20: Clock pulses can have critical minimal or no delay relative to data setup time. Note that all other registered PAL devices have dedicated common clock pins to which delayed pulses are applied by the ATE to allow sufficient data setup time and ATE input skew.

# **Avoid Unreachable States**

TWX: 910-338-2376

The 20RA10 may be preloaded to any state desired for testing purposes. Unfortunately, the desired state may not exist long enough for the simulator or ATE to use it. With all other preloadable PALs, any arbitrary state may be preloaded into the registers on a given test vector and the state will persist into the next vector providing the required conditions to detect some fault/s. This means all stuck-at-type faults *possibly* detectable can be detected. With the 20RA10, the preloaded state may feed back to assert state dependent resets or presets on one or more

2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374 9-8

# PAL20RA10 Design for Testability

registers. Consequently, the desired state may last only a few nanoseconds after the preload vector is complete before changing to some new state. Since the desired state is not stable going into the vector immediately following the preload vector, the faults expected to be detected become non-detectable.

Another problem arises whenever output control logic is a function of state. In this case, assume the desired state for detecting faults is preload and is stable in the next vector. If this state provides the conditions necessary to detect faults and also disables the outputs, then the faults will be effectively masked from detection.

# Caution on Individual Register Bypass Mode

The 20RA10 allows the designer to permanently and independently bypass any register. Those registers not permanently bypassed may be bypassed under program control by setting both SET and RESET nodes to logic high. In this 'bypass mode', the register's D node is multiplexed to the output rather than its Q node. There is generally no test problem in going into bypass mode. The pitfall is in returning to 'register mode' operation, which only the 20RA10 can do. Consider the equation set C.RSTF = A and C.SETF = B of a simple registered output and

From the above information, it is possible to create the truth table for the disoram and then the function table representation:

	AB



An indeterminate state on the output can occur if both primary inputs A and B go to logic low on the same vector.

the following possible waveforms. A race condition will occur to see whether set or reset operation prevails in going from bypass to register mode. There are two methods by which to get known states for testing purposes:

- Clock a known value into the register on the next vector or;
   Set RESET to logic low on one vector and then SET to low
  - on the next or vice versa. To earrow rout a abivort (2.1)

#### noticatientin

Seed vectors which initialize the PAL logic circuit consist of one or more vectors placed at the very beginning which will bring both combinational and neglatered outputs the antiale and known logic state (1 or 0). This is necessary in the system also so that its operation upon power-up is predictable. Furthermore, care should be taken to enable that the initialization state is a logal stratic of the state machine for which the PAL cevice is instances.

# Exercise Functions

The essential functions for which the PAL device way originary designed must be exercised fully. This will assure that the tested parts work the way they were intended to include general test "realigned-for" functions. It is predent to include general test extendeds such is verifying that outputs don't change in the absence of clock puises and checking to see that inputs in the "don't cure" (X) state don't produce several essential test exercises help to reinforce the validity of a design and our curcover overhooked design errors. After a set of exercises he been docided upon, the next step is (o write them in a format autoble for simulation purcease.

The designer may have originally defined the functions in terms of equations, state diagrams, fructri tables, etc. Truth tables are readily reformation to PALASM1 syntax "Function Tables" and contractes with the simulation option (code=S). State diagrams can be converted by expressing each table and input dop in burry vector format and sequencing them eccording to the diagram's flow. The customer should become thoroughly familiar with the syntax of the function table description (see the adminute for transists truth tables, etc.

.\* and HAL\* are regulared trademores of Monolithic Memorie

9

9-9

# **PAL® Design Function and Test Vectors**

### E. Young

into the vector immediately following the preioad vector suffs excleded to be detended become and detectable

# Introduction

This article was written to help customers understand the purpose of seed vectors and provide some general guidelines as to what elements are important in developing them. It is assumed that the reader has read the "PALASM™ Manual" and the "PAL® Handbook" article reprint *Testing Your PAL Devices.* 

In general, PAL®/HAL® devices are required to provide a function table or "Seed Vectors" to Monolithic Memories in order to ensure that parts shipped have a high degree of reliability for the application intended. Ideally, these vectors should accomplish three objectives:

- Initialize the PAL device preferably in the same way as in the actual system;
- Exercise the customer's functions thoroughly, emulating actual system operation as closely as possible;
- 3) Provide a high degree of fault coverage. then entited

# Initialization

Seed vectors which initialize the PAL logic circuit consist of one or more vectors placed at the very beginning which will bring both combinatorial and registered outputs to a stable and known logic state (1 or 0). This is necessary in the system also so that its operation upon power-up is predictable. Furthermore, care should be taken to ensure that the initialization state is a legal state of the state machine for which the PAL device is intended.

# **Exercise Functions**

The essential functions for which the PAL device was originally designed must be exercised fully. This will assure that the tested parts work the way they were intended to. In addition to essential "designed-for" functions, it is prudent to include general test exercises such as verifying that outputs don't change in the absence of clock pulses and checking to see that inputs in the "don't care" (X) state don't produce adverse responses. General test exercises help to reinforce the validity of a design and can uncover overlooked design errors. After a set of exercises has been decided upon, the next step is to write them in a format suitable for simulation purposes.

The designer may have originally defined the functions in terms of equations, state diagrams, truth tables, etc. Truth tables are readily reformatted to PALASM1 syntax "Function Tables" and exercises with the simulation option (code=S). State diagrams can be converted by expressing each state and input edge in binary vector format and sequencing them according to the diagram's flow. The customer should become thoroughly familiar with the syntax of the function table description (see the PALASM Manual for a detailed treatment of syntax) before attempting to translate truth tables, etc.

undhon of state. In this date, assume the desired state to detecting faults is preload and is stable in the next vector, if thi

The following simple example demonstrates how exercising seed vectors might be derived from a designer's state diagram:



C RSTF = A and C.SETF = B of a simple registered output and

Assume the following state and edge definitions accompany the diagram:

	STATE 0 = LL		EDGE 0 = LL
	STATE 1 = LH		EDGE 1 = LH
	STATE 2 = HL		EDGE 2 = LL
(ILLEGAL)	STATE 3 = HH		EDGE 3 = LH
			EDGE 4 = LL
			EDGE 5 = HH
		(INITIALIZING)	EDGE 6 = HL
		(INITIALIZING)	EDGE 7 = HL
		(INITIALIZING)	EDGE 8 = HL
		(INITIALIZING)	EDGE 9 = HL

From the above information, it is possible to create the truth table for the diagram and then the function table representation:

EDGE	PRESENT STATE	NEXT STATE		
AB	CD	CD		
HL	XX	LL		
НН	LL	HL		
LL	HL	HL		
LH	HL	LH		
LH	LH	LL		
LL	LL	LH		
LL	LH	HL		

Monolithic Memories

PAL\* and HAL\* are registered trademarks of Monolithic Memories. PALASM\*\* is a trademark of Monolithic Memories.

TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

FUNCTION TABLE REPRESENTATION							
FUNCTION TABLE							
AB	CD	COLLAPSED					
HLINO	oev LL	INITIALIZE DEVICE					
HHSTO	Dev HL	TEST EDGE 5					
LL	HL	TEST EDGE 4					
LH	LH	TEST EDGE 3					
LH	LL	TEST EDGE 1					
LL	LH	TEST EDGE 0					
LL	HL	TEST EDGE 2					
		10 P.C. + C 7. 1					

## **Fault Coverage**

Another criterion for seed vector completeness is "fault coverage". Fault coverage is an empirical method and is more quantitative than functional exercising — indeed, no knowledge of the circuit's intended function is necessary or assumed (although it could help) while developing fault coverage vectors.

Fault coverage, being an empirical approach to determining a logic circuit's reliability, uses the concept of "failure models" to grade the effectiveness of a given set of test vectors. This is called "fault grading". In fault grading a set of vectors, a fault coverage value is calculated that is simply the ratio of detected faults to total faults expressed as a percentage.

Test vectors may be graded against one or more failure models. Some well-known models include single stuck-at-1/ stuck-at-0, pattern sensitivities, shorts and opens and multiple stuck-at models. Selection of a failure model (or models) for fault grading fundamentally depends on the model's empirical effectiveness for screening bad parts and will be affected by a number of factors including circuit technology and fault simulator capabilities.

The most common and primary fault coverage failure model considered by "TGEN" at Monolithic Memories is the classic single stuck-at-1/stuck-at-0 failure model. "TGEN" automatically appends test vectors which test for the following additional failure models where applicable: 1) Adjacencies, 2) Clock, 3) Tri-state.

"TGEN" has a specified minimum value of fault coverage for PAL and HAL devices based on the single stuck-at failure model. The minimum values are determined by current "TGEN" policy (see your FAE) and reflect the economic trade-off between acceptable levels of reliability and the cost of test generation for maximum coverage. PAL and HAL devices for which the specified minimum values cannot be attained will require the customer's written waiver for low coverage prior to production release of the pattern. The fault coverage percentage determined by "TGEN" is different from the percentage determined by selecting the fault testing option (code=F) of PALASM1 software. In PALASM1 software fault coverage is based on product term coverage (PTC). PTC is still the ratio of detected to total faults except that "detected" and "total" fault sums refer to stuck-at faults on product term outputs only. PTC ignores stuck-at faults which occur anywhere else. A more accurate procedure is to calculate the coverage based on all the circuit nodes where a stuck-at condition may occur. When every node (fault site or wire) is considered, the coverage calculated correlates to the design's testability better and will generally be a much lower value than PTC. "TGEN" goes one step further in conservatism by calculating fault coverage on a "collapsed" fault basis. Fault collapsing simply divides all the stuck-at faults into groups such that, within a group, if one fault is detected, then all the others in the group are detected too. The advantage of collapsing it that only one representative fault in a group needs to be selected for test generation and if it is detected, then the other "equivalent" faults are detected by definition. This saves time and effort on test generation for equivalent faults. Calculations on a collapsed fault basis treat each group as one fault.

The following simplified example demonstrates the difference in fault coverage calculations using a collapsed fault list:



Note: This example is a simplified one for illustrative purposes only and does not show the effects of faults normally associated with input or output buffers. Also, some partial collapsing has already been done (i.e. input faults of "OR" gate are collapsed into output faults of "AND" gates).

Assume the above circuit is to be realized as a PAL or HAL device. Suppose some seed vectors are provided also, as shown here:

appreved the	A	В	С	D	E	For	G	H	plur
VECTOR 1	Н	н	н	L	L	L	L	L	L
VECTOR 2	L	L	L	Н	н	н	L	L	L
VECTOR 3	L	L	L	L	L	L	н	н	н
VECTOR 4	L	L	L	L	L	L	L	L	L

The seed vectors on the previous page yield various values for fault coverages corresponding to the method of calculation as shown in the table below.

teteoreo lo contribuits except turtis referitto situcical lautt	PTC	EVERY NODE	00	8A -			
SUBSET OF TOTAL	20	2,4,6,20,26	2 341140	Vecto	or 1		
FAULTS CONSIDERED FOR CALCULATIONS	22 no based a	8,10,12,22	8 8 8 8 8	Vector 2 Vector 3 Vector 4			
THAT ARE DETECTED	24	14,16,18,24	14				
(SHOWN AT FAR RIGHT)	19,21,23	19,21,23,25	19				
TOTAL FAULTS CONSIDERED FOR CALCULATIONS	19,20, 21,22, 23,24	1,2,3,4,5,6,7,8,9,10,11, 12,13,14,15,16,17,18, 19,20,21,22,23,24,25,26	1,2,3,5,7, 8,9,11,13, 14,15,17,19	LL LH HL	11 11		
PERCENT COVERAGE	6/6 = 100%	17/26 = 65%	4/13 = 31%				

As can be seen from the above example, given the same seed vectors, PALASM1 software would show 100% coverage whereas "TGEN" would show 31% coverage. Notice that the poor coverage by "TGEN" is due to none of the input nodes being tested for stuck-at-1. In most instances, a better set of test vectors

can improve the coverage significantly. For the above example, the reader can verify that the following slight modification of the seed vectors would yield 100% coverage for all calculation methods:

avaio seas									14410		
ISAN DAR	A	В	С	D	E	F	G	н	1		
VECTOR 1	Н	н	н	L	L	L	L	L	L		
VECTOR 2	L	L	L	н	н	н	L	L	L		
VECTOR 3	L	L	L	Le	Ls	L	a Ho	eHo	H		
VECTOR 4	L	н	ЭH	L	н	Н	L	н	н		
VECTOR 5	Н	L	н	Н	L	Н	Н	L	Н		
VECTOR 6	н	н	L	н	н	L	Н	Н	L		

## **Testability**

The previous sections described some essentials for comprehensive seed vector set. Variations on how fault coverage is calculated was covered also. However, no matter how it is calculated, fault coverage is only as good as the testability of the circuit permits. Using the stuck-at failure model, the customer must consider both absolute and practical fault coverages achievable for his PAL/HAL logic circuit design. Certain testa-

VEGTORS & L.L.H.H.H.L.L.L.L. VEGTORG L.L.L.L.L.H.H.H.H.L.L.L. VEGTORG L.L.L.L.L.L.H.H.H. bility factors, such as redundancy, number of test points (outputs) or reconvergence, affect absolute (i.e., theoretical maximum) coverage. Other factors, including preloadable state machines, the amount of feedback and overall controllability, will affect practical coverage since many faults may be potentially detectable but uneconomical to detect due to excessive vectors or difficult to reach states. As testability is improved, absolute and practical fault coverage will usually increase.

coverage, PAL and HAL devices shart of eacy generation for maximum coverage, PAL and HAL devices for which the specified minimum velues cannot be attained will require the overare is written waiver for low coverage prior to production release of the pattern

# METASTABILITY

# A Study of the anomalous behavior of synchronizer circuits

#### Danesh M. Tavana



#### INTRODUCTION

This article will summarize the results of the studies performed on synchronizer circuits. The information presented may be used by system designers to gain insight into the anomalous behavior of edge triggered flip-flops. Understanding flip-flop behavior and applying some simple design practices can result in an increased reliability of any system

#### METASTABILITY

In the digital world a bit represents the fundamental unit of measure. The output state of any digital device is either "HIGH" (a voltage level above VIH) or "LOW" (a voltage level below VIL) as shown in figure 2. Under the proper operating conditions the register in figure 1 outputs a HIGH or a LOW on the rising edge of the clock within a nominal delay called the "clock to out" delay. If the setup and hold times are violated the register has a small probability of entering a third region of operation called the "metastable" state. Metastable is a Greek word meaning "in between" and it is a state between HIGH and LOW. Even though most synchronizers snap out of metastability in a short period of time, theoretically this state can persist indefinitely. Some of the registers built from older technologies had metastable states which lasted as long as a few microseconds. When the output of a device goes into metastability the clock to out delay will be grossly affected. This may alter the system's worst case propagation delay and potentially lead to a system crash!



### SYNCHRONIZERS

The design of a synchronous digital system is based on the assumption that the maximum propagation delay of a flip-flop and any other gates are known. A digital system is free of hazardous race conditions and timing anomalies if the maximum propagation delay in the system does not exceed the clock's period. In systems where an asynchronous input is interfaced with a clocked device such as a flip-flop, the maximum specified propagation delay of this device may no longer be valid if certain electrical parameters are violated. Computer peripherals, an operator's keyboard, or two independently clocked subsystems are instances where there is a possibility of interfacing an asynchronous input which will violate the synchronizer's electrical parameters.

A popular device typically used in synchronized systems is the edge-triggered register shown in figure 1. The edge-triggered register will properly synchronize the incoming data to the system's clock as long as its operating conditions are satisfied. Table I summarizes these specifications for Monolithic Memories Inc's (MMI) 74LS374 register. It is difficult to guarantee setup and hold time requirements when the data is asynchronously interfaced to a register. The violation of setup or hold time in a register has a probability of initiating a misbehavior termed "Metastability."

SYMBOL	PARAMETER	COI MIN.	UNIT		
Vcc	Supply Voltage	4.5	5	5.5	V
TA	Operating free air temp.	0	il equili	75	°C
tw	Width of clock	15	vii piere	tog nap e	ns
t <sub>su</sub>	Setup time	20	0 00-510	th many ma	ns
th	Hold time	0			ns



The diagrams in figure 3 illustrate some examples of waveforms in the metastable condition. From the waveforms it is evident that the outputs are distorted under metastable conditions. Figure 3d shows the output of a typical 74LS374 register manufactured by Monolithic Memories. Monolithic Memories family of bipolar devices exhibit superior metastable hardened performance due to their high speed bipolar technology and advance Schottky TTL circuit design techniques Most of these devices typically snap out of metastability in a flashing 15 nanoseconds.

#### WHY THE SYNCHRONIZER FAILS

Before attempting to explain how the synchronizer's internal circuity fails let's take a look at an interesting problem.

PROBLEM: In the SR type latch shown in figure 4 what happens if the set (S) and the reset (R) inputs are simultaneously raised from a LOW voltage level to a HIGH level?

TWX: 910-338-2376 2175 Mission College Boulevard, Santa Clara, CA 95050 Tel: (408) 970-9700 TWX: 910-338-2374

Monolithic 9-13 9

transition and will quickly oscillate to a final steady state of entrer more or LOW (see figure 3a). To demonstrate this result the reader is encouraged to do this excercise either mentally or to actually build the circuit and view the output on the oscilloscope.



5NS/DIV, IV/DIV) (b) REGISTER WITH NORMAL BEHAVIOR





Clock driven master-slave flip-flops contain the same type of cross tied RS latch within their internal circuitry. The NAND gate equivalent of the master-slave D type flip-flop is shown in figure 5. The gates circled in this figure can potentially behave similar to the above problem. If the clock and data are triggered within a specific window of one another the output may have an oscillatory behavior before settling down.



Cross tied RS latch structure is seen in the master-slave edge triggered flip-flop. Figure 5

Monolithic III Memories

11110 DEGLICIT WITH DITO W TH triggered flip-flop with an asynchronous data interface. If the setup and hold times of the flip-flop are satisfied the output behaves properly (figure 6a). One of the four possible events below can take place if the flip-flop goes metastable:

1) The output starts to make a transition but snaps back to its original state (figure 6b).

2) The output makes a complete transition but the maximum propagation delay of the device is exceeded (figure 6c).

3) The output starts oscillating and retains its present state (figure 6d).

4) The output oscillates to a new state (figure 6e).



The circuit shown in figure 7 is used to obtain experimental results of a metastable device. The circuit can detect and count the number of events of metastability. The device under test (DUT) is forced into metastability by repeatedly sweeping the edges of the data past the rising edges of the clock. The modulation of the data is possible by using a comparator device (UI) along with an external sawtooth waveform. Thousands of transitions are created within the setup and hold time window of the DUT. Sweeping the data edges past the low to high clock transitions simulates an asynchonous input and increases the probability of getting a metastable failure on the output (Q) of the DUT.

9-14

# **Metastability**



If the output of the device goes into metastability if will be detected by the comparator pair (U2) and (U3). The comparators will have complementary outputs if the output (Q) of DUT is anywhere between VIH and VIL. The outputs of the comparators are latched by a delayed version of the clock ( $\Delta$ Clock). The EXCLUSIVE-NOR gate followed by the register signal the event of metastability to an external counter.

The variable delay  $(\Delta)$  between the two clocks will sample the output at various locations on the time axis. As this delay is varied the event of metastability is sampled and counted at these locations by our circuit. Therefore the output of our circuit measures the rate of metastability versus time delay. The real behavior of a metastable output can thus be effectively characterized with this scheme, that is, we can determine the length of time a metastable condition will persist and the density distribution of the metastable event.

Three 74374 devices and four PAL devices are used in this experiment. The plots of metastable failure versus time are shown in figures 8a.b. The next section will discuss in detail the characteristics of these plots.

#### EXPERIMENTAL RESULTS

Various graphs of metastability failure rate versus delay time are illustrated in figure 8. We can conclude from these graphs that the rate of metastability failure decreases as the sample clock ( $\Delta$ CLOCK) moves tarther and farther away from the DUT clock. The pictures shown in figure 9 have captured repeated events of metastability on the oscilloscope.

Let's take a closer look at one of the graphs to examine the behavior of the device. The PAL16R4A-4 device exhibits one count per second if the delay (  $\Delta$  ) is 60 nanoseconds. As the delay (  $\Delta$  ) is decreased, the rate increases exponentially until the delay equals 32 ns at which point the rate flattens out and remains fixed. The 32 ns forms the knee of our graph and will be referred to as  $\Delta o$ . The rate will remain constant if the delay ( $\Delta$ ) is decreased past the knee of our graph. Further reduction in the delay will place the sampling clock's rising edge prior to data transitions and thus the error rate vanishes to zero. The time at which the rate goes to zero is marked with an (X) on the graphs. By using this time (X), and another location on the graph such as the time where only one error per second occurs, we can associate an approximate range of metastability for different devices. This range of metastability is referred to as the "mean time to snap out of metastability". From the graph it is evident that the mean time to snap out of metastability for the PAL16R4A-4 logic circuit is the difference between 60 ns and 25 ns which is 35 ns.





All of the graphs illustrated can be quantified by an equation of the form:

#### $\log FAILURE = \log MAX - b(\Delta - \Delta 0)$

Since a natural logarithm is a constant multiple of base 10 logarithm we can rewrite the above equation as:

 $a \cdot \ln FAILURE = a \cdot \ln MAX - b(\Delta - \Delta o)$ 

In the above equation the MAX value is representative of the maximum metastability failure rate in our device. This MAX value is closely related to the frequency at which a metastable condition may occur in our device. The frequency at which metastability occurs is simply a constant multiple of the product of CLOCK and DATA frequency.

MAX = K1 · fclock · fdata

Substituting this in our original equation we get:

 $a \cdot \ln FAILURE = a \cdot \ln (Kl \cdot f_{CLOCK} \cdot f_{DATA}) - b(\Delta - \Delta 0)$ 

 $\ln \text{FAILURE} = \ln (\text{Kl} \cdot f_{\text{CLOCK}} \cdot f_{\text{DATA}}) - b/\alpha(\Delta - \Delta o)$ 

FAILURE =  $(K1 \cdot f_{CLOCK} \cdot f_{DATA}) e^{-k2(\Delta - \Delta 0)}$ 



# Metastability



Figure 9 (2v/DIV, 5ns/DIV)

Table 2 gives the three important parameters which can be used by system designers to fully characterize the metastable behavior of the mentioned devices. These parameters can be obtained for different devices by duplicating this experiment. An example is given below to show how the information on table 2 may help the designer in the design of asynchronous systems.

MANUFACTURER	DEVICE	$K_1$ (Sec)	$K_2 (ns^{-2})$	∆o (ns)
Kand DAEA	PAL16R4	1 x 10-7	4.3	37
	PAL16R4A	1 x 10 <sup>-7</sup>	4.3	34.5
MMI	PAL16R4A-2	1 x 10 <sup>-7</sup>	.64	25
	PAL16R4A-4	1 x 10 <sup>-7</sup>	.5	31
	74LS374	2 x 10-7	1.8	27.5
AMD	74LS374	2 x 10 <sup>-7</sup>	2.0	34.5
FAIRCHILD	74F374	2 x 10 <sup>-7</sup>	11.5	17.5

Table 2

#### EXAMPLE

For the hardware implementation in figure 10 determine the maximum clock frequency to give a typical error rate of one failure per year. We must choose the minimum period to give an error rate of less than



one failure per year. From this result we can determine the maximum clock frequency. The time  $\Delta$  in the equation below will determine the distance between clock edges. We must determine  $\Delta$  from the equation by numerical extrapolation. The system clock's period can be represented as ( $\Delta$  + Tcc + setup), or plugging in the numbers it is  $\Delta$ +75.

 $FAILURE = (K1 \cdot f_{CLOCK} \cdot f_{DATA}) e^{-K2(\Delta - \Delta o)}$ 

and plugging in the appropriate values we have:

 $3.2EE - 8 = [(1EE - 7)(1/(\Delta + 75ns))(9600)]e^{-[(4.3)(\Delta - 37)]}$ 

Solving for  $\Delta$ , we see that it is approximately 43 nanoseconds. The system period is thus seen to be the sum of 43ns and 75ns or 118ns. The maximum clock frequency is the inverse of the period or approximately 8 MHz.

#### CONCLUSION

Monolithic

Synchronization of two independent pulse trains is possible through the use of edge triggered registers. The electrical characteristics of the flip-flop are affected when the setup and hold times of the device are violated. This misbehavior is termed "metastability" and its probability of occurrence can be derived for a given system. The factors which affect this probability and the length of time which a metastable condition persists are influenced by the technology of the device as well as by the circuit design techniques.

An important fact which needs to be stressed is that even if a register's output goes metastable, the system may not necessarily fail if the register snaps out in time to satisfy the system's worst case timing requirement. The following design practices are suggested when using synchronizers:

Try to minimize the number of locations where asynchronous signals enter your system.

Clocking the asynchronous inputs through two pipelined registers can greatly reduce the error rate.

Use a single clock within your local system environment. For multiple system clocks, derive all the clock signals from a single source to assure synchronization between different devices within the system.

When analyzing the worst case timing of your system, add the time to snap out of metastability to any register in an asynchronous data path.

A single PAL\* with registers can be your best choice for state machine analysis of asynchronous events. As the registers have virtually identical setup times, the simultaneous observation of a metastable event by different register states are likely to be the same. Contrasted to a distributed system of observing register states with different setup times, the PAL system of register states with identical setup times is a superior synchronizer.

Avoid edge sensitive devices on the output paths of the registers which have asynchronous inputs. The glitch created when the synchronizer goes metastable is enough to trigger the edge sensitive device. The use of level sensitive devices is generally a better design practice.

PAL devices can be effective synchronizers where various registering schemes are easily implemented.

#### Scownserv

Multiplication is one basic diottal-computer operation which can readily be speaked up by employing massive geadletism "Cray multiplication" techniques, first used in large poceid purpose computers a quarter of a century ago, are now compositions in high-performance existents.

Estentially in Cray Multiplication a full adder is placed in svery position which would be occupied by a partial-product off in a pencil-and-gaper binary multiplication example (r1, 2). This technique may be applied within an LSI integraled birouit, in a system, or in both at once; it may or may not be modified by using "Booth-multiplication" approaches (R3, r4,

Fast 64x64 Multiplication Using 16x16 Flow-Through Multiplier and Wallace Trees\*

Marvin Fox, Chuck Hastings and Suneel Rajpal

The Monolithic Memories SN54/74S556 is a high-speed fullyparallel 16x16 multiplier and it provides the entire 32-bit product on a flowthrough basis from a single part. It is available in an 84-pin Leadless Chip Carrier (LCC) and 88-pin, pin-grid array packages. 8x8 40-pin array-multipliers such as the SN54/74S557/8 have been available for several years, however there is a large parts count for implementing longer wordlengths.

This paper describes the design philosophy and internal architecture of the 'S556 and applications for larger wordlength multiplications such as 32, 48, and 64 bits using these multipliers and high-speed PROMs and ALUs also available from Monolithic Memories.

The system advantages for using the 'S556 over the MPY-16Hclass multipliers is also discussed; the main advantages being the availability of the entire product each cycle and the space savings on the board.



TWX: 910-338-2376 2175 Mission College Boulevard, Santa Clara, CA 95054 Tel: (408) 970-9700 TWX: 910-338-2374



#### Summary

Multiplication is one basic digital-computer operation which can readily be speeded up by employing massive parallelism. "Cray multiplication" techniques, first used in large specialpurpose computers a quarter of a century ago, are now commonplace in high-performance systems.

Essentially, in Cray Multiplication a full adder is placed in every position which would be occupied by a partial-product bit in a pencil-and-paper binary multiplication example (r1, r2). This technique may be applied within an LSI integrated circuit, in a system, or in both at once; it may or may not be modified by using "Booth-multiplication" approaches (r3, r4, r5).

8x8 40-pin Cray-multiplier integrated circuits have been available for several years, with a useful "flow-through" architecture. However the parts count for implementing fullblown Cray multiplication with practical scientific-computation word-lengths has been quite large. There have, of course, been several 16x16 Cray-multiplier 64-pin integrated circuits available; however, these have been unable, because of pin limitations, to furnish an entire 32-bit product in parallel. As a result, long-word-length multiplication cannot be performed economically on a flowthrough basis using these parts; some sort of clocking and multiplexing scheme is necessary to use them whenever the wordlength exceeds 16 bits, or else they must be duplicated outright.

Now there is a 16x16 Cray-multiplier part, the Monolithic Memories SN54/74S556, which provides the entire 32-bit product on a flow-through basis from a single part. The 'S556 has been designed to use the new 84-pin leadless-chip-carrier (LCC) and 88-pin pin-grid array packages, rather than compromising the architecture of the part because of the pin limitations (64 at most) of dual-in-line (DIP) packages.

This paper describes the design philosophy and internal architecture of the 'S556. It also shows how long-wordlength multipliers may be built up from arrays of individual Cray-multiplier integrated circuits and programmable readonly memories (PROMs); the latter are used as "Wallacetree" adders. Part-count and performance comparisons are made, for the representative word length of 64 bits, between implementations based on 64-pin 16x16 devices and implementations using 'S556s, in two different architectures; one which aims at lower cost and is a compromise between Cray multiplication and traditional shift-and-add multiplication.



... MULTIPLICATION .... CAN READILY BE SPEEDED UP BY EMPLOYING MASSIVE PARALLELISM ....'

## S556 Architecture

The 'S556, shown in Figure 1, is a 16x16 Cray multiplier designed with an ultra-high-speed array of 256 adders, internally organized to the shift-and-add technique for multiplication (r1, r2). In place of the usual ripple-carry adders used in multiplier designs to sum up the final product bits, the 'S556 uses a carry-lookahead adder.



The "flow-through" architecture of the 'S556 works equally well in synchronous or asynchronous pipelined systems. Latches are available to hold the input operands and the resulting double-length product, to increase the throughput rate in pipelined systems. If the designer does not wish to use these latches, they may be disabled, and the 'S556 then operates as a pure memoryless arithmetic network.

The 'S556 accepts operands in either unsigned or signed twos-complement form. When used in pipelined architectures, the 'S556 is capable of supplying 32-bit products at a 12.5 MHz repetitive throughput rate. The 'S556 has threestate outputs, controlled by the TRIL and TRIM control inputs.

Rounding-control input pins are provided on the 'S556 for rounding either unsigned or signed operands. Rounding is allowed in either of two binary positions, to support either "fractional-arithmetic" or "integer-arithmetic" positioning of a single-length rounded result.

The more traditional shift-and-add technique was chosen for the internal design of the 'S556 adder network because of the compactness, simplicity, and lower power requirement of this implementation. The Booth-algorithm approach, which groups the multiplier bits to effectively reduce the number of rows in the array, was considered (r3, r4, r5). However this approach also has penalties, in that it increases the width of each row from 16 to 18 bits, and the width of the final adder from 18 to 24 bits. Intrinsically, both the shift-and-add technique and the Booth-algorithm technique require 31 logic delays in the multiplier array using a ripple-carry final adder. At this point, the use of a carry-lookahead adder structure results in major speed improvements. implementation requires fewer horizontal rows of adders, which translates to shorter propagation delays as compared to shift-and-add technique; however the final adder in the Booth-algorithm implementation is slower than the final adder in the shift-and-add technique implementation.

The 'S556 internal design uses an Emitter-Coupled-Logic (ECL) circuit implementation, based on Monolithic Memories' new washed-emitter process. ECL was chosen here over TTL and Emitter-Follower Logic, both of which have been used in previous Monolithic Memories Cray-multiplier designs (r3, r4). Here, ECL also turns out to have the most compact circuit-layout form, requiring 82 square mils of chip surface area per full adder. Emitter Function Logic (EFL) was chosen for one portion of the design, the carry-lookahead tree, because it interfaces easily with single-ended ECL outputs. All latches are implemented in ECL, to interface easily with the TTL/ECL buffers at the inputs and the ECL/TTL buffers at the outputs. The input latches introduce one ECL delay, but there is zero additional delay at the outputs as the output latches are incorporated right into the ECL/TTL translators.

The 'S556 is a universal multiplier aimed at a flow-throughtype-processor architecture. Latches are used since registers cannot implement a flow-through architecture directly.

To be sure, the currently-available 16x16 multipliers from TRW and AMD, which use 64-pin dual-in-line packages do have a feed-through capability on the output registers. This capability allows latch-like transparency on the output registers, but nowhere else, since the parts are pin-limited and input and output data must in some cases share the same pins. Such an implementation consumes considerably more chip area and power than a purely latch design.



Here again there are tradeoffs. In MSI bipolar circuits, carry-lookahead parts are reasonable to construct with scanning widths of up to 4 bits, with a carry-out available (r5). Beyond that, the circuit gets bulky and power-hungry. Parallel "banking" of 4-bit-adder groups may be used to extend this limit, but here again 4 to 5 banks is as far as this approach can be reasonably pushed. With parallel banking the 24-bit adder required by the Booth-algorithm technique can be implemented using 6 banks of 4-bit adders; this exceeds the limit of 4 to 5 banks. This shows that the Booth-algorithm



"... THE 'SSSG INTERNAL DESIGN USES MONOLITHIC MEMORIES' NEW

WASHED -EMITTER PROCESS..." Many users who wish to use registers to achieve pipelined

operation can find ways to do so using the 'S556s' internal latches. Usually pipelining can be achieved by choosing the proper phasing and pulse width of the latch gate-control signals without resorting to using external registers. Of course, external registers may be used when absolutely necessary.

The 'S556 will be supplied in an 84-pin Leadless Chip Carrier (LCC), and also in an 88-pin pin-grid-array package, with an integral heat sink. Both Commercial and Military grade parts will be available. The pinout is shown in Figure 2a. A photograph of the 84-pin LCC package is shown in Figure 2b.



9

Monolithic III Memories



Figure 2a. The 5556 Pinout Diagram



Figure 2b. The S556 84-pin LCC package

#### **Expansion for Longer Wordlengths**

A major advantage of the 'S556 is the availability of all 32 product bits in 100 nsec from the very beginning of a multiply operation, or every 80 nsec on a repetitive pipelined basis. (These times, and others quoted in this paper, are worst-case rather than typical.) Thus, the 'S556 is especially suited for longer-wordlength arithmetic units.

Other commercially-available multipliers, of the TRW MPY-16H class, are packaged in 64-pin 900-mil DIPs, which require a circuit board area of approximately 1" x 3.25." Moreover, these parts operate more slowly in expanded configurations, as the most-significant half and the least-significant half of the 32-bit double-length product must be obtained on two successive clock cycles.

## **Totally-Parallel 32-bit Multiplier**

The 'S556, together with PROMs organized in a "Wallace-Tree" configuration, can sail along at the rate of four 56x56 multiplications every microsecond. An unsigned 32-bit multiplication can be performed using 4 'S556 multipliers, 11 63S481A PROMs used as "Wallace-Tree adders" (r1), and 16 'S381 and 5 'S182 used to form a 64-bit adder. The multipliers supply the partial products which are positioned as shown



in Figure 3. The difference is that only unsigned operands are used, and only positive partial products are added. The three rows of partial products which overlap are added by using PROMs which "compress" these three rows to 2 rows, which are then added in the 64-bit adder. The compression technique is discussed in greater detail in the description, later on, of the 64-bit multiply operation. Using the above configuration, an unsigned 32x32 multiply operation can be performed in less than 175 nsec worst-case allowing for a 75-nsec 'S556 multiplier delay, a 30-nsec 63S481A PROM delay and a 64-nsec 64-bit adder delay.



Figure 3. Partial Products for a 32x32 Multiplication

Alternatively, a twos-complement 32x32 multiplication can be performed within 228 nsec using 4 'S556s, 18 'S381s, and 7 'S182s. This 32x32 multiply operation involves the adding up of four partial products as shown in Figure 3. These four partial products are generated in four multipliers; the outputs are XA\*YA, XA\*YB, XB\*YA, XB\*YB, where X31-16 = XB, X15-0 = XA, Y31-16 = XB, Y15-0 = XA.

The implementation of this twos-complement 32x32 multiplier is shown in Figure 4. The outputs of the 16x16 multipliers are connected to two levels of adders to give a 64-bit product. The first level of adders is needed to add the two central partial products of Figure 2, XA\*YB and XB\*YA. Notice the technique which is used to generate the "sign extension" or the most-significant sum bit of the first level of adders. The '5556 provides as a direct output the complement of the most-significant product bit; having this signal immediately speeds up the sign-extension computation, and reduces the external parts count.

## **Fast 64 x 64 Multiplication**



ABOVE PARTS ARE AVAILABLE FROM MONOLITHIC MEMORIES INCORPORATED.

TOTAL MULTIPLY TIME = MULTIPLIER DELAY + ADDER LEVEL 1 DELAY + ADDER LEVEL 2 DELAY = 75 + 64 + 64 = 203 nsec

Figure 4. Implementation of the 32x32 Multiplier

Monolithic

For example, the inputs to the adder in the most significant position are the  $\overline{S31}$  outputs from the two central multipliers. The sign extension of the addition of XA\*YB and XB\*YA is defined as

SIGN EXT =  $\overline{A}.\overline{B}. + \overline{A}.C + \overline{B}.C$ , where

- A is the most-significant bit of the term XA\*YB;
- B is the most-significant bit of the term XB\*YA; and
- C is the carry-in to the most-significant bits of XA\*YB and XB\*YA, in the adder.

The sign extension can be computed as the negation of the carry-out term of three terms, A, B, and C. This term corresponds to the negative of the carry-out of the bit position just one place to the right of the most-significant bit position of the first level of adders. The negative of the carry-out can be generated by presenting a carry-out and a binary "one" to the most significant bit of the adder. The generated sum bit then corresponds to the negation of the carry-out of the previous stage, which is the sign extension required to be added to the 16 most-significant bits of the XB\*YB partial product term.

The second level of adders, which performs a 40-bit add function, is fairly straightforward. These adders can be implemented using 'S381 four-bit ALUs and 'S182 carry-bypasses ('carry-lookahead generators'') which are available from Monolithic Memories, Inc. and from other vendors.

Other configurations such as 48x48 multipliers can be designed using the same methodology. Figure 5 shows the alignment of the partial products from 9 'S556s for the 48x48 case.

## **Serial-Parallel Multiplier**

In applications where speed can be sacrificed, it is possible



96-BIT 2'S COMPLEMENT OUTPUT

Figure 5. Partial Products for a 48x48 Multiplication

to implement an alternative solution using fewer multipliers, at some penalty in speed, but still with a very significant speed gain over other methods of multiplication. Figure 6 shows a plausible method of performing a 64x64 multiply operation, in four cycles. Each cycle generates four partial products, each of which is 32 bits wide; these must be added in at the appropriately-aligned bit positions to generate an 80-bit partial product, in logic external to the multipliers. On the next cycle another 80-bit partial product is generated, and is added to the previous 80-bit partial product at the appropriate alignment offset. Figure 7 shows the 16 32-bit partial products aligned appropriately to their binary weighting, for the entire time-sequenced multiply process. The final 128-bit product can be obtained from the addition of the four 80-bit partial products on successive clock cycles.





THE YI - PARTIAL 16-BIT OPERANDS YD, YC, YB, YA ARE LOADED AND MULTIPLIED BY THE ENTIRE 64-BIT X OPERAND IN FOUR STEPS TO OBTAIN A 128-BIT PRODUCT AS SHOWN IN FIGURE 7.

Figure 6. A Serial-Parallel Multiplier Architecture

### **Totally-Parallel 64-Bit Multiplier**

A speed-oriented hardware configuration takes the approach of using whatever external logic is needed for the very fastest possible 64x64 multiply operation. Figure 7 may be applied in this case also; it shows 16 32-bit partial products. (For simplicity, will assume that the configuration described here deals strictly with unsigned integers, so that the 16 partial products are unsigned.) Since 16 'S556s are being used, then the 32-bit partial products corresponding to *all* of the combinations of the partitioned multiplier and the partitioned multiplicand are all available at the same time. Now comes the crucial aspect of the design, which involves adding all of these bits in at the appropriate binary positions!

Figure 8 shows the aligned configuration of the partial products for a 64x64 multiply operation. Each dot represents an output bit of the 'S556, shown at the topmost part of Figure 8. To generate the final product, these partial products must be "compressed." This compression can be achieved by grouping product bits in a logical manner, so

that "deep and short" vectors are compressed to "shallower and longer" vectors. What is really being accomplished is the addition of several (here 3, 5 or 7) bits having the same weight into a simple binary sum; and then the adding up of all of these (overlapping) sums, which is normally much easier. This two-step summation is performed by a "Wallace-treeadder" arrangement (r1, r2, r3) in which 7 vectors of varying lengths are compressed to 2 vectors, and these are in turn presented as 2 operands to a single carry-lookahead adder. The dots shown in the inverted pyramidal array in the middle of Figure 8 represent compressed outputs generated from the first level of dots. The lowermost array of dots represent the inputs to the adder; these are "compressed" outputs from the Wallace-Tree array.

For example, group A shown in Figure 8 consists of a 3x3 column of bits. If all of these bits were binary "ones" then the result when they were added would be 3 + (3.2) + (3.4) =21, which is representable in 5 binary positions. This is precisely what "A1" signifies: a compression of a 3x3 block. A. to a 5-bit vector, A1. The compression can easily be achieved by using a PROM, with the 9 bits of A as address lines, and the outputs as A1. The PROM used in this example is the Monolithic Memories 63S481A 30-nsec 512x8 PROM; only five of the eight output bits are used. Designers may prefer to group the bits in a different configuration from the one suggested in Figure 8; many other arrangements are possible. For example, one may group another column of three bits and thereby reduce a 4x3 block to a 6-bit vector, using 63S3281s, which are (40-nsec 4Kx8 PROMs); this approach would give a different pattern than the one in the middle of Figure 8. Internet owned montationue 182 and an notice

Similar compressions for Group B to B1 can be performed using 63S441/1A 1Kx4 PROMs. This configuration compresses five 2-bit vectors to a 4-bit vector, which fits the 10-bit input address and 4-bit output word of the 1Kx4 PROM.

						The sign extension can be AY•AXout (U) is the negation of
		S1				he carry-out term of three terms, A small (U) or XB-YA a
		BITS				(U) TOXESPONDE to the carry of the carry (U) AY-3X OF
					(S)	XD·YA TO DISCOULD THE INGREE OF THE MOST SIGNIFICATION AND A VICE
						Joh of the first level of addess, rite negative of the carry-out
						(U) X <sub>A</sub> •Y <sub>B</sub>
		\$2				(U) XB•YB
		toituloa a		ris theread	(U)	Xc·YB
				(S)	XD.AB	be added to the 18 most-significant bits of the XB*YE partic
						product (erm).
					avioria	(U) XA-YC managers which per DYA-YC (U)
		53		unt ni noi	(U)	XB·YC is any straightforward. These adders can be in Y'B.
		webid Sa	ei ribittw	0 dos (U)	XC.AC	mented using 'S361 four-bit ALUs and 'S182 carry-bypasses
			(S	) XD.AC	1.16 (0	"carry-lookabead generators") which are available from
					110-08	Monolithic Memories, Inc. and from other vendors.
				la eloyo ixa	(S)	Other configurations such as 43x48 multiplier c gv-AX
		SA	Nead Sup	(S)	XB·YD	designed using the same methodology Figure 5 shows ne
Huriow		34	(S)	) XC·YD	1210	
		(5	s) XD•Y	D		
	headla	BITS: 127		96		64 religiting lines 4-land
	a clock c	vieseoou		certial proc		n applications where speed can be sacrificed, it is possible
			Figure 7. F	Partial Produ	ct Alignme	ent for a Serial-Parallel Multiplier
C Include 1						

Monolithic

9-22



Figure 8. Partial Product/Bit Grouping for a Totally Parallel 64x64 Multiplier

Other compressions shown are C and D groups to C1 and D1 respectively. The C group is handled by compressing five 1-bit vectors to a 3-bit vector. The D group is handled by compressing seven 1-bit vectors to a 3-bit vector. The C and D groups can be compressed using 'S141/1A 256x4 PROMs. Similarly, groups E, F, G, and H are compressed to E1, F1, G1 and H1 respectively. All the above mentioned PROMs are available from Monolithic Memories.

The second level of dots has some groups of four columns. These four-column groups contain 3 bits in the leastsignificant bit position, and 2 bits in the remaining columns. These 9 inputs can be compressed using a 63S481A 30nsec 512x8 PROM, to a vector 5 bits wide. For parts-counting purposes, the same 63S481A PROM type is used for all the compressions in the middle of Figure 8.

To aid users in the programming of PROMs for these and other Wallace-tree applications, or in fact any other applications exploiting PROMs as logic elements, Monolithic Memories provides Programmable Logic Element ASseMbler (PLEASM), a portable computer program written in FOR-TRAN. PLEASM provides a simple method for generating a PROM truth table. The user has only to supply equations which define the arithmetic/Boolean function needed within the PROM: PLEASM does all the drudgery of figuring out the code values which are needed in each PROM location.

Sample PLEASM source codes are shown at the end of this paper. For example, the entire 1Kx4 PROM which reduces the five 2-bit vectors to a 4-bit vector can be specified, using PLEASM, in 15 or fewer lines of code. Without PLEASM or its equivalent, the user would have had to specify the contents of 1024 PROM locations, after computing the corresponding code values for those locations.

#### **Performance Comparisons**

The bottom line for any hardware-architecture analysis is how fast the system runs, and what it costs in circuit-board

real estate and dollars. With this understanding, a performance table is derived, based on three configurations.

The first is the configuration of Figure 7, using 4 'S556 multipliers; the entire multiplication takes four clock cycles. In addition to the multiplier ICs, a 64-bit adder is needed for the four partial products, which effectively furnishes a 80-bit partial product on every cycle. A 64-bit adder can be used to do the addition, since the least-significant partial-product bits are available directly. The 80-bit partial product has to be shifted 16 bits and then added to the second 80-bit partial product, which implies a need for a 64-bit register and an 80-bit ALU, which together serve as an accumulator.

The second configuration is the totally-parallel design using 16 'S556 multipliers plus PROMs and ALUs, shown in Figure 8.

The third configuration uses TRW-MPY16H-class 64-pin 16x16 multipliers. The entire 32-bit product of an MPY-16H is available on two successive clock cycles, as the product lines are shared with the incoming data. An additional 145 nsec is added to the MPY-16H time to allow for the necessary clocking and multiplexing steps to occur: effectively, the operands cannot be pipelined at one clock cycle as may be done in the 'S556 architecture. Even if the pin-compatible Am29516 multiplier is used, a cycle is still wasted, as two cycles are needed to clock the entire multiplier.

There is one way around this problem, when using the Am29516 multiplier: twice as many multipliers are used, and a pair of adjacent multipliers receive the same input operands. One multiplier of the pair then outputs the leastsignificant half of the product, and the other multiplier of the pair outputs the most-significant half of the product; thus, the two paired Am29516 64-pin DIPs are functionally a quasiequivalent of the 84-pin 'S556, albeit they require many times the circuit board area.

The analysis in the Table 1 assumes the use of 16 MPY-16HJ multipliers. 16 16-bit registers are needed to hold the 16 halves of the various different partial products. After the 16 32-bit products are available, then the Figure 8 configuration is applicable to this case as well. In terms of speed, it is assumed that the MPY-16HJ multiplier configuration takes a clock cycle (145 nsec), more than the computed delay. The computed delay in this case is that of the MPY-16HJ in its feedthrough mode, followed by that of the compressor array of Figure 8.

Multiply Configuration	Speed	Components Used
64x64 Multiply Serial-Parallel	4x215 nsec	4 'S556s 36 'S381s 11 'S182s 8 'S374s
64x64 Multiply Totally-Parallel Using 'S556s (84-pin packages)	226 nsec	16 'S556s 27 63S481As (512x8) 16 63S441s (1Kx4) 33 63S141s (256x4) 32 'S381s 11 'S382s
64x64 Multiply Clocked Parallel Using MPY-16HJ (64-pin packages)	481 nsec	16 MPY-16HJ 32 'S374s 27 63S481s (512x8) 16 63S441s (1Kx4) 33 63S141s (256x4) 32 'S381s 11 'S382s

and CB server Table 1. Performance Comparisons of peru ed decreations in the A analysis were no forbord latitude to bord latitude in solitionia-tesel and sonia monitobal entropy ad of services latitude to CB em vitability and the service latitude to CB bordsee and to bebore next long and the service to bebore next long of the service in the service of the service of the service of the service in the service of the service

The second contiguration is the totally-parallel design using 16 (\$556 multicliers plus PROMs and ALUs, shown in Frome 8

The third configuration uses TRW-MPY16H-class 64-pin fact6 multipliers The entitle 32-bit product of an MPY-1914 is available on two successive dock cycles as the product lines are shured with the incoming data. An additional 145 maso is addra to the MPY-16H time to allow for the necessary clocking and multiplexing steps to occur effectively the operands cannot be pipelined at one clock cycle as may be done in the "S566 architecture. Even if the pin-compatibile Am29516 multiplet is used, a cycle te still wasted, as two cycles are meeted to clock the entite multiplet.

There is one way around this problem, when using the Am29516 multiplier, twice as many multipliers are used, and a pair of adiagont multipliers receive the same input operands. One multiplier of the part then outputs the leastsignificant half of the product, and the other multiplier of the pair outputs the most-significant half of the product thus the two paired Am29516 64-pin DIPs are functionally a quasienu-valent of the 64-pin S556, albeit they nature minor three the drawing and paired.

The analysis in the Table 1 assumes the use of 16 MPV NHJ multipliers 18 16-bit registers are needed to hold the 16 heres of the various different partial products. After the

## Conclusion

The 'S556 16x16 multiplier is an excellent building block for longer-wordlength multipliers. It is useful in graphics systems, array processors, minicomputers, and large main-frame computers. It surpasses the currently-available 64-pin-DIP multipliers in that the *entire* 32-bit product is available on every clock cycle.

Some configurations which use 'S558-type 8x8 multipliers as building blocks for a 56x56 multiplier are discussed in r1 and r2.

## References

All of the following references are available from Monolithic Memories, Inc.

r1. "Big, Fast, and Simple—Algorithms Architecture, and Components for High-End Superminis," Ehud Gordon and Chuck Hastings, Monolithic Memories Application Note AN-111.

r2. "How to Design Superspeed Cray Multipliers with '558s," Chuck Hastings, Monolithic Memories Application Note, incorporated into the SN54/74S557/8 data sheet.

73. "Real-Time Processing Gains Ground with Fast Digital Multiplier," Shlomo Waser, *Electronics*, 9/29/77.

r4. "State-of-the-Art in High Speed Arithmetic Integrated Circuits," Shlomo Waser, *Computer Design*, 6/1978.

r5. "Doing Your Own Thing in High-Speed Arithmetic," Chuck Hastings, *Conference Proceedings of the 6th West Coast Computer Faire*, pages 492-510, 4/5/81. Also Monolithic Memories Conference Proceedings reprint CP-102.

available from Monolithic Memories. The second level of dots has some groups of four columns. These four-column groups contain 3 bits in the reastalignificant ht position, and 2 bits in the remaining columns. These 9 inputs can be compressed using a 658481A 30need 512x8 PROM, to a vector 5 bits wide. For parts-cour ting purposes, the same 638481A PROM type is used for all the compressions on the middle of Figure 8

To aid users in the programming of PROMs for these and other Wallace-the applications, or in fact any other applications exploring PROMs as logic elements. Monolithic Memories provides Programmable Logic Element AsseMbler (PILEASM), a portable computer program written in FOR-TRAN. PLEASM provides a simple method for generating a PROM truth table. The user has only to supply equations which define the artimetic/Boolean function needed within the PROM. PLEASM does all the druggery of figuring out the PROM in the set which are needed in and PROM location.

Sample PLEASM source codes are shown at the end of this paper. For example, the antire 1Kx4 PROM which reduces the five 2-bit vectors to a 4-bit vector can be specified, using PLEASM, in 16 or fewer lines of code. Without PLEASM or its equivalent, the user would have hed to specify the contents of 1024 PROM locations, after computing the corresponding code values for those locations.

#### Partional containtons

The bottom line for any hardware-architecture analysis is how last the ovstem runs and what it costs in circuit-board

# Fast 64 x 64 Multiplication

thhe																						
PLE10	P4												1	PLE	DESI	GN	SPEC	IF	IC	ATI	ON	
25020															VINCE	INT	COLI	0	18/	22/	'83	
IVE	2-BI	r inte	GER R	OW PA	ARTIAL PRODU	JCT	S	AD	DE	R												
MI S	SANTA	CLARA	, CAL	IFOR	NIA																	
ADD	A0 A.	L BO E	31 CO (	C1 D	O D1 EO E1																	
DAT	P0 P.	L P2 E	23																			
2 22	101	0 - 2	1 30		P1 P0 + C		0			וח	D	0	+	F	1 20		D -	71		CTL	TE	
5,54	, = 1, 1	F0 - F	11, AU	•т• :	DI, DU . T. C.	1,0	.0	• т	•	DI	, ,	0	• т	• E	1, 20	,	r -	AT	гот	CTL	)+E	
UNCT	ION '	TABLE																				
UNCT	NON '	TABLE																				
UNCT	NION '	TABLE B0 Cl	C0 D1	D0 3	El EO P3 P2	Pl	I	20														
UNCT	NON '	TABLE B0 Cl	C0 D1	D0 3	El EO P3 P2	Pl	I	90														
UNCT 1 A0 AA	NION ' Bl 1 BB	TABLE B0 Cl CC	C0 D1 DD	D0 EE	El EO P3 P2 PPPP	Pl CO	I	P0 MEN	ITS	5												
UNCI 1 A0 AA 10	BB 10	TABLE BO C1 CC 10	C0 D1 DD 10	D0 5 EE 10	El EO P3 P2 PPPP 3210	Pl CO A	I MIN +	PO MEN B	ITS +	c	+	D	+	E =	Р							
UNCT	BB 10	TABLE B0 Cl CC 10	C0 D1 DD 10	D0 1 EE 10	El EO P3 P2 PPPP 3210	P1 CO A		PO MEN B	ITS +	c	+	D	+	E =	P							
UNCT Al AO AA 10 LL	BB BB 10 LLL	TABLE B0 Cl CC 10 LL LH	C0 D1 DD 10 LL	D0 EE 10 LL	El EO P3 P2 PPPP 3210 LLLL LHLH	Pl CO A 0 1	I 9MD + + +	PO MEN B 0	ITS + + +	5 C 0	+ + + + + + +	D  0 1	+++	E = 0 = 1 =	P 0 5							
FUNCT Al AO AA 10 LL LH HL	BB 10 BL 10 LL LH HI.	FABLE BO Cl CC 10 LL LH HL	C0 D1 DD 10 LL LH HT.	D0 EE 10 LL LH HI.	El EO P3 P2 PPPP 3210 LLLL LHLH HLHL,	P1 CO A 0 1 2	I MD+++++	PO MEN B 0 1 2	ITS + + + +	5 C 0 1 2	+ + + + +	D  0 1 2	+ + + + + +	E = 0 = 1 = 2 =	P 0 5							
TUNCI AA 10 LL LH HL HH	BB BB 10 LL LH HL HH	TABLE B0 Cl CC 10 LL LH HL HH	C0 D1 DD 10 LL LH HL HL	D0 EE 10 LL LH HL HH	El EO P3 P2 PPPP 3210 LLLL LHLH HLHL HLHH	P1 CO A 0 1 2 3	I MM + - + + + + + +	P0 MEN B 0 1 2 3	ITS + + + + +	C 0 1 2 3	+ + + + + +	D  0 1 2 3	+ + + + + +	E = 0 = 1 = 2 = 3 =	P 0 5 10 15							

### DESCRIPTION

THIS PLE10P4 PERFORMS PARTIAL PRODUCTS REDUCTION FOR WALLACE TREE COMPRESSION. FIVE ROWS OF 2-BIT NUMBERS (A1-A0, B1-B0, C1-C0, D1-D0, AND E1-E0) ARE NUMERICALLY SUMMED TO PRODUCE A 4-BIT RESULT (P3-P0).



9

Cascade Chapter, ERA

# PROMs yield delayed pulses

Rick Wegner

Storage Tech Corp, Louisville, CO

If you need a highly accurate, delayed pulse with adjustable width, the circuit shown in the **figure** will do the job. The circuit can operate at repetition rates as high as 20 MHz, a limitation set by the bipolar PROMs' access time (in this case, 50 to 60 nsec) and the counters'

maximum clock rate (32 MHz for the example's 74LS193). To generate a delayed pulse from the original input pulse, program the PROMs to yield a logic Low upon reaching the desired delay count and a logic High at the end of the delayed pulse's period.

The delay count equals the desired delay divided by the clock period. In the schematic shown, you need an OR gate because PROM A goes through several intermediate counts before both counters attain the final delay count. To set up your desired pulse width,



EDN FEBRUARY 23, 1984

generate another pulse that represents the added delay (equal to the desired delay plus the pulse width).

These two pulses then serve to set and reset a flip flop that generates a delayed pulse with the programmed width. You can obtain additional pulses by using the PROMs' other two outputs. The feedback resets the circuit so that the next input pulse can start the delay counting again. A specific program example is shown in (b).

The design has several modification possibilities. If you need a longer delay (without sacrificing accuracy), you can add more counters and PROMs. Moreover, an 8-output PROM allows the generation of more delayed pulses. If you need smaller pulse widths or more accurate delays, you can disconnect PROM A's  $A_0$  left in the schematic. This action allows the determination of a new set of delay counts, effectively doubling the input clock-rate capability.

What are the limitations of this circuit? First, because all address inputs must change simultaneously, the circuit demands synchronous counters. Second, you shouldn't use large-capacity EPROMs, because their increased access time reduces the maximum clock rate, thus reducing the accuracy of both the delay and the pulse width.

> high as 20 MHz, a limitation set by the bipol access time (in this case, 60 to 60 need) and th



# High-Speed PROMs with On-Chip Registers and Diagnostics

Vincent J. Coli Stephen M. Donovan and Frank Lee.

A fumily of Figh-Speed Registered and Diagnostic PROM offers new savings for system designers. The Registered PROM family features on-corp D-Type ougul registers which are useful in opering systems and under machines. In addition to output registers. The Diagnostic PROMs feature a Stoclow Register which makes it easer for system designers to include diagnostic in microprogrammed systems. Architectures and archicetures.

# High-Speed PROMs with On-Chip Registers and Diagnostics

Vincent J. Coli, Stephen M. Donovan and Frank Lee

output registers, the Diagnostic PROMs feature a Shadow Register which makes it easier for system designers to include diagnostics in microprogrammed systems. Architectures and applications for these devices are discussed in this paper.

offers new savings for system designers. The Registered PROM family features on-chip D-type output registers which are useful in pipelined systems and state machines. In addition to

A family of High-Speed Registered and Diagnostic PROMs



Figure 1. Registered PROM Block Diagram with Synchronous initialization

In addition to the on-chip Output register, the Diagnostic PROMs include exist off-cultry to perform system level diagnostics, DOC (On-Chip), Specifically, a burled Shadow Register with additing capability and a 21 multiplexet are provided. A block of agreen illustration the Diagnostic PROM architecture is given in Figure 2.

Shadow register diagnostics allows observation and control of all points in a digital system by scanning through the Shatow Register As a result, test vector generation is greatly simplified and a high degreat of facts overage can be easily obtained. A standalone 8-Bit Diagnostic Register (SNS4745018 allown in register 30) is also available. Several references are fund at the and of this paper which provide a obtailed description of diagroatic architecture and how to use it, including Session 16 of RNS conterace toe ref.

Pigute 2. Olagnostic PROM Block Diagram

# Product Pamilies

The Hegalered PhQMs are configuration 6-oil wide organizatlions with detailles of 4K, BK, and 16K. The following Registered PROMs are available.

33/62RA1681 — 2048 words x 8-bit mamory with asynche ronous three-state enable and 16 syntempore enables and 16 syn-

TWX: 910-338-2376

9

9-29

# High-Speed PROMs with On-Chip Registers and Diagnostics

Vincent J. Coli, Stephen M. Donovan and Frank Lee

A family of High-Speed Registered and Diagnostic PROMs offers new savings for system designers. The Registered PROM family features on-chip D-type ouput registers which are useful in pipelined systems and state machines. In addition to output registers, the Diagnostic PROMs feature a Shadow Register which makes it easier for system designers to include diagnostics in microprogrammed systems. Architectures and applications for these devices are discussed in this paper.

# Architectures

In digital systems, it is natural to have a PROM followed by a register. This structure is particularly useful in microprogramming and state machine design. The Registered PROM family includes an on-chip Output Register as illustrated in Figure 1. By integrating these two building blocks into one chip, the following benefits are realized:

- 1. 2-to-1 chip count reduction
- 2. PC-Board space saving
- 3. Reduced power consumption
- 4. Eliminate the PROM output buffer and register input buffer and their associated delays.



Figure 1. Registered PROM Block Diagram with Synchronous Initialization

In addition to the on-chip Output register, the Diagnostic PROMs include extra circuitry to perform system level diagnostics, DOC (On-Chip). Specifically, a buried Shadow Register with shifting capability and a 2:1 multiplexer are provided. A block diagram illustrating the Diagnostic PROM architecture is given in Figure 2.

Shadow register diagnostics allows observation and control of all points in a digital system by scanning through the Shadow Register. As a result, test vector generation is greatly simplified and a high degree of fault coverage can be easily obtained. A standalone 8-Bit Diagnostic Register (SN54/74S818 shown in Figure 3b) is also available. Several references are listed at the end of this paper which provide a detailed description of diagnostic architecture and how to use it, including Session 16 of this conference (see r4).



Figure 2. Diagnostic PROM Block Diagram

# Product Families Registered PROMs

The Registered PROMs are configured in 8-bit wide organizations with densities of 4K, 8K, and 16K. The following Registered PROMs are available:

- 53/63RA481 512 words x 8-bit memory with both synchronous and asynchronous three-state enables and preset and clear functions
- 53/63RS881 1024 words x 8-bit memory with both synchronous and asynchronous three-state enables and 16 synchronous initialization words
- 53/63RA1681 2048 words x 8-bit memory with asynchronous three-state enable and 16 synchronous initialization words
- 53/63RS1681 2048 words x 8-bit memory with synchronous three-state enable and 16 synchronous initialization words

9-30

# **High-Speed PROMs with On-Chip Registers and Diagnostics**



**Diagnostic PROMs** 

The Diagnostic PROMs are configured in 4-bit wide organizations with densities of 4K, 8K and 16K. The following Diagnostic PROMs are available:

53/63DA441	<ul> <li>1024 words x 4-bit memory with asynchronous initialization and two asynchronous three-state enables</li> </ul>
53/63DA442	<ul> <li>— 1024 words x 4-bit memory with both asynchronous and synchronous three- state enables</li> </ul>
53/63DA841	<ul> <li>2048 words x 4-bit memory with asynchronous initialization and asynchronous three-state enable</li> </ul>
53/63D1641	<ul> <li>4096 words x 4-bit memory with asynchronous three-state enable</li> </ul>
53/63DA1643	<ul> <li>4096 words x 4-bit memory with asynchronous initialization and totem-pole outputs</li> </ul>
Both the Registere	ed PROMs and Diagnostic PROMs are availa-

Born the Registered PROMs and Diagnostic PROMs are available in space-saving 24-pin SKINNYDIP® (0.3- inch wide) packages and are specified over both commercial and military temperature ranges.

# Features Edge Triggered Registers

Data from the PROM is loaded into the Output Register on the

rising edge of the clock. The use of the term "register" is to be distinguished from the term "latch," in that a register contains master-slave flip-flops while a latch contains gated flip-flops. In other words a register is edge-triggered while a latch is level-sensitive. The output of a register will change only on the rising edge of the clock. A latch holds whatever input data is present on the falling edge of the clock. The distinguishing advantage of a register is that its output will only change on the rising edge of the clock, while a latch becomes transparent (output follows input) when the clock is HIGH. As a result, system timing is simplified and faster microcycle times can be obtained.

# Asynchronous Programmable Initialization

The Output Register can be loaded with a user-programmable initialization word. Each flip-flop in the Output Register may be individually programmed to either a HIGH state or a LOW state so that when the Initialize pin (I) is active (LOW), the Output Register will now contain this initialization word. Note that the initialization operation will occur independent of a clock pulse. Also, this feature is a superset of a preset and clear function. Therefore programmable initialization can be used to generate any arbitrary microinstruction for system reset or interrupt. This feature if offered in several of the Diagnostic PROMs.

SKINNYDIP® is a registered trademark of Monolithic Memories.





High-Speed PROMs with On-Chip Registers and Diagnostics

Figure 3b. Logic Symbols for the Diagnostic PROM Family

Monolithic

# Synchronous Programmable Initialization

This feature provides sixteen user-programmable synchronous initialization words. As illustrated in the Block Diagram (Figure 4), with the synchronous initialize pin  $(\overline{1S})$  LOW, one of sixteen column words (A3-A0) will be loaded into the Output Register following the clock pulse and independent of the row addresses (A9-A4). This is useful for implementing a small ( $\leq$ 16 word) reset or interrupt routine. With all  $\overline{1S}$  column words (A3-A0) programmed to the same pattern, the  $\overline{1S}$  function will be independent of both row and column addressing and may be used as a single pin control. This feature is offered in several of the Registered PROMs.

# **Three-State Drivers**

The output of the register is buffered by three-state drivers which are compatible with low-power Schottky three-state bus standards. Thus VOL is 0.5 volts at IOL of 24 mA, VOH is 2.4 volts at IOH of -3.2 mA, and IOS minimum is guaranteed to be -20 mA. These hefty standards provide ample drive to meet the requirements of many bus standards.

# Synchronous and Asynchronous Enables

Both synchronous and asynchronous output enable options are available. The synchronous output enable (ES, see figure 5a), which is sampled on the rising edge of the clock, is used when more than one PROM is bused together to increase word length. In this case the enables effectively become the most significant address bits and, as such, must be registered just as data. Stated another way, when the clock goes high, the address is free to change, requiring enable information to be remembered somewhere. It is most appropriate to store the enable information. When the enable is not used, or when the outputs are to be gated onto some type of bus, the registered enable tends to get in the way. For this reason, the asynchronous output enable option (E, see Figure 5b) is offered to allow direct control of the enable independent of the clock. For parts which have both synchronous and asynchronous output enables (see Figure 5c), outputs are enabled if, and only if, ES is LOW during the last rising edge of the clock and E is LOW.

# **High-Speed PROMs with On-Chip Registers and Diagnostics**



# Application Areas Microprogram Control Store

Microprogramming is the technique of using control programs stored in high-speed memory, such as bipolar PROMs, to instruct a digital system to perform various functions. A typical microprogram control store architecture is given in Figure 6. The Microprogram Sequencer generates the addresses for the Microprogram Memory which stores the control program. The Microprogram register assures that all bits change simultaneously after the clock pulse and allows for pipelining instruction fetch and instruction execution. Some bits from the register are fed back to the sequencer while others are used for system control. This field of bits is called a Microword.

## **High-Speed PROMs with On-Chip Registers and Diagnostics**



# **Pipelined Systems**

Pipelining is the art of designing digital systems such that delays associated with causal operations occur in parallel. A complex operation is divided into several smaller stages which are performed during clock cycles. Just as a widget traveling down an assembly line, each stage is operating on a piece of information which the previous stage operated on during the previous clock cycle. Maximum utilization of the hardware, which translates into maximum system performance, is achieved when the pipeline is full. The fall-through time for any piece of data through the system is the same (or even longer), but the number of pieces of data processed per unit time is greatly increased.

Clearly the benefit in pipelining microprogrammed systems is that instruction fetch and instruction execution times can be overlapped. Therefore the microcycle time is defined as the longer of either fetch or execution times, rather than the sum of both fetch and execution times, as illustrated in Figure 7.

Pipelining can also be used to obtain higher performance in dataintensive systems such as array processors where a large amount of data is coming in for processing without passing through the CPU. It is very inefficient to hold the next set of data until the previous data has propagated through all of the logic blocks in the system (Figure 8a). It is more efficient to pipeline the system and load new data after the previous data has been passed to the next block (Figure 8b).



Figure 7. Length of Microcycle for Pipelined and Non-Pipelined Systems. Note that Delays are Overlapped in the Pipelined System, While Delays are Summed in the Non-Pipelined System Figure 8b. Pipelined Arithmetic Operation. Note That tpD = MAX [tpD (blk 1), tpD (blk 2), tpD (blk 3)] + tpD (reg)

# Programmable Logic Elements (PLE) Devices

Since the inputs of PROMs are fully decoded and the outputs are definable for all possible input combinations, PROMs can be used as logic elements, replacing several levels of logic gates. PROMs are particularly useful for this application since the PROM provides a vast number of product terms (2<sup>n</sup>, where n is the number of inputs) so that any transfer function can be implemented in a PROM with a sufficient number of inputs. The Ouput Register can be used to eliminate static hazards (glitches) which are normally unavoidable in PROMs. The Monolithic Memories trade name for high-speed PROMs used for logic is "PLE" (acronym for Programmable Logic Element). Monolithic Memories has developed a software tool called "PLEASM" software (PLE Assembler) to assist in designing and programming PROMs as PLEs. PLEASM is available for many computers and may be requested through the Monolithic Memories IdeaLogic Exchange. References r6, r7 and r8 offer an in-depth discussion of programmable logic applications for PROMs.

# **State Machines**

A natural extension of using PROMs as logic elements is to use Registered PROMs as single-chip State Machines. In a classic state machine, the present state (or output) is a function of both the present inputs and the previous state. The combinatorial logic is implemented in the PROM array and the Output Register is used to store the state. One or more of the Registered PROM outputs are connected to address inputs in order to provide the state of the machine. The abundance of product terms in a PROM used to implement combinatorial logic translates into an unlimited combination of states. For example, a 2Kx8 Registered PROM can implement a 4-input, 8-output machine with any combination of 128 states. States and inputs can be traded off to provide a wide range of possible state machines. The programmable initialization feature is convenient to initialize the state



# Some Application Examples 64-Bit Microcontroller

A 4096-word by 64-bit wide microcontroller can be constructed using sixteen 4096x4 Diagnostic PROMs (53/63D1641) and one Programmable Array Logic (PAL®) chip. This controller supplies thirty-six control signals, four status select bits, and two addresses of twelve bits each (Figure 9) — one for the Next address and one for the Jump address.

In this design, three PROMs are used to store the Next address while an additional three PROMs are used to store the Jump address. Note that three 4-bit wide PROMs provide sufficient inputs to address the full 4096 words of Microprogram memory. One PROM is used to store four status select inputs to the PAL device which is used as a multiplexer for test conditions. A PAL16C1 logic circuit or PAL20C1 device is ideal for this Test Mux since these parts provide many inputs (16 and 20 respectively) and complementary output (both true and inverted) polarities. The remaining nine PROMs are used to store the 36-bit Microcontrol word. Note that a Microprogram sequencer is not used in this architecture. The Microcontrol signals control various parts of the CPU and other external blocks such as memory and I/O. For certain microinstructions, some operations may involve a Jump. The 4-bit status select PROM will select a status bit from the test conditions to a pair of complementary outputs which will enable either the Next address or the Jump address. The address enabled will point to the Next microinstruction in the bank of PROMs. If no conditional Jump is needed, both the Next address and the Jump address will be the same.

For example, a Jump will be performed if bit 11 of the test conditions is set; the status select bits will be 1011 (which represent 11) and the status to be tested and its complement will appear on the outputs of the PAL device. Noting that the output enables of the Diagnostic PROMs are active LOW, the true PAL device output controls the NEXT address PROMs, while the inverted PAL device output controls the Jump address PROMs. If the test status is TRUE, the PAL device output disables the Next address PROMs while the inverted PAL device output enables the Jump address PROMs. The reverse will occur when the test status is FALSE. This Next/Jump decision is illustrated in Figure 10.







#### Figure 10. Microprogram Memory Map Illustrating the Next Address/Jump Address Decision Made by the Test Multiplexer

The decision cycle time is computed by the following equation:

$$f_{MAX} = \frac{1}{t_{su} + t_{CLK} + t_{PD} + t_{PXZ}}$$

where

t<sub>su</sub> = address setup time for the diagnostic PROM

tCLK = clock to output delay of the PROM

t<sub>PD</sub> = propagation delay in the outside logic

tPXZ = output enable/disable delay for the diagnostic PROM. Note that the decision time can be decreased if the Next/Jump decision is made one clock cycle ahead and stored using a synchronous enable. This scheme will reduce the decision time by an amount equal to the propagation delay through the PAL Test Mux, but microcoding this system will become much more complex.

Fewer PROMs would be required if an even/odd Jump address scheme were used (such as only allowing Jumps to certain paragraphs), however this decreases the flexibility of PROM addressing.

# **Pseudo Random Number Generator**

In the data path, a Registered PROM can be used to implement complex functions such as a Pseudo Random Number (PRN) Generator. PRN sequences are useful in encoding and decoding of information in signal processing and communication systems. They are used for data encryption in secure communication links, and error detection and correction codes in data communication systems. PRN sequences are also utilized as test vectors for testing digital systems and as reference white noise in many signal processing applications.


# **High-Speed PROMs with On-Chip Registers and Diagnostics**

There are many techniques for generating PRN sequences. The most common technique is to use "n" stages of linear shift registers with feedback paths to determine a polynomial which characterizes a PRN sequence. Figure 11 illustrates a typical mechanism for generating PRN sequences.

The advantage of using a PROM (or PLE) device for implementing PRN sequences is that any polynomial can be quickly customized in it. In data encryption systems where the code is frequently changed for protection from mischievous eavesdroppers, a PROM can be used to generate a new code each time or several codes can be implemented in the same PROM.





Implemented in a Registered PROM (PLE)

An example of a PRN generator implemented in a Registered PROM is shown in Figure 12. A linear 2-input XOR function is used to generate a PRN sequence characterized by a polynomial of degree 3. The PRN sequence is of maximum length with period 7.

Cyclical Redundancy Check (CRC) is widely used for Error Detection in data communication. Both serial and parallel CRC can be performed depending on the nature of application. In serial data transfer on Local Area Networks, or between peripheral and main memory, serial CRC is the preferred and perhaps the most efficient technique. However, systems employing wide data buses for high-speed short-distance data transfer require a high-speed mechanism of ensuring data integrity. In these applications, parallel CRC might be the better alternative.

The implementation of an M-bit parallel CRC is more complex than its serial counterpart. Although both use Linear Feedback Shift Register (LFSR) configurations, the parallel implementation requires M-bit carry look-ahead circuitry to process the M data bits simultaneously (see reference r9). The equations for this carry look-ahead represent the output of each stage in the LFSR after every shift of an M-bit string of data. These equations contain a large number of XOR operations which make it very efficient to implement in a Registered PROM. To illustrate with a practical example, Figure 14 shows the serial implementation of the CRC generator polynomial

$$G(X) = X^{16} + X^{12} + X^5 + 1$$

also called the CRC-CCITT standard. Figure 16 shows the 8-bit carry look-ahead equations for an 8-bit parallel CRC implementation of the same polynomial. These equations are derived in reference r9, where an implementation in four PAL devices is also shown with a maximum delay of 90 ns. Figure 15 shows an implementation in only three Registered PROMs and one SSI chip. The maximum delay is 50 ns.

The speed of operation of parallel CRC implemented in Registered PROMs will remain the same for any generator polynomial and M. Increasing the complexity of the carry look-ahead equations only increases the number of devices required to implement them. It does not increase the delay.







gure 15, Diagram Showing How to Connect Three Registered PHOM (or PLE) Devices Together to Implement 8-Bit Parallel CRC. The Error Plag is Valid on the Next Clock Pulse After Mi the Dat

Figure 14. A 16-Bit Linear Feedback Shift Register (LFSR) Implementing a Serial CRC Generator





9-38

# **High-Speed PROMs with On-Chip Registers and Diagnostics**

X0 (n + 1) := X8 (n) ⊕ X12(n) ⊕ D(3) ⊕ D(7)	chip1
X1 $(n + 1) := X9 (n) \oplus X13(n) \oplus D(2) \oplus D(6)$	chip2
X2 (n + 1) := X10(n) ⊕ X14(n) ⊕ D(1) ⊕ D(5)	chip3
X3 (n + 1) := X11(n) ⊕ X15(n) ⊕ D(0) ⊕ D(4)	chip3
X4 (n + 1) := X12(n) ⊕ D3	chip1
X5 (n + 1) := X8 (n) ⊕ X12(n) ⊕ X13(n) ⊕ D(2) ⊕ D(3) ⊕ D(7)	chip1
X6 (n + 1) := X9 (n) $\oplus$ X13(n) $\oplus$ X14(n) $\oplus$ D(1) $\oplus$ D(2) $\oplus$ D(6)	chip2
X7 $(n + 1) := X10(n) \oplus X14(n) \oplus X15(n) \oplus D(0) \oplus D(1) \oplus D(5)$	chip3
X8 (n + 1) := X0 (n) ⊕ X11(n) ⊕ X15(n) ⊕ D(0) ⊕ D(4)	chip3
X9 (n + 1) := X1 (n) ⊕ X12(n) ⊕ D(3)	chip1
X10(n + 1) := X2 (n) ⊕ X13(n) ⊕ D(2)	chip2
X11(n + 1) := X3 (n) ⊕ X14(n) ⊕ D(1)	chip2
X12(n + 1) := X4 (n) ⊕ X8 (n) ⊕ X12(n) ⊕ X15(n) ⊕ D(0) ⊕ D(3)	⊕ D(7) chip1
X13(n + 1) := X5 (n) ⊕ X9 (n) ⊕ X13(n) ⊕ D(2) ⊕ D(6)	chip2
X14(n + 1) := X6 (n) ⊕ X10(n) ⊕ X14(n) ⊕ D(1) ⊕ D(5)	chip3
$X15(n + 1) := X7 (n) \oplus X11(n) \oplus X15(n) \oplus D(0) \oplus D(4) \dots$	chip3

where Xi (n + 1) is the next state value of the corresponding register i, i = 0, ..., 15
Xi (n) is the present value of the corresponding register i, i = 0, ..., 15
D (n) is the parallel input data bits, where n = 0, ..., 7

Figure 16. Carry Look-Ahead Equations for 8-Bit Parallel CRC with G(X). The Equations are Partitioned into Parts for Efficient Implementation in Three Chips

#### Summary

There are many interesting applications for high-speed Registered and Diagnostic PROMs. The integration of a Shadow Register in the Diagnostic PROM greatly simplifies system level diagnostics.

# Acknowledgements

The Pseudo Random Number Generator and the Parallel CRC application design examples originated from Zahir Ebrahim and Vivian Kong, colleagues of ours at Monolithic Memories. These two applications are reprinted from Monolithic Memories Application Note AN-126 (see reference r6).



... THE DIAGNOSTIC PROMS AND DIAGNOSTIC REGISTERS HELP YOU TO ANALYZE YOUR SYSTEMS CONVENIENTLY !...''

## References

- r1. "Shadow Register Architecture Simplifies Digital Diagnosis" John Birkner, Vincent Coli and Frank Lee. Monolithic Memories Application Note AN-123.
- r2. "New PROM Architecture Simplifies Microprogramming" John Birkner, Vincent Coli and Frank Lee, Electro 1983, Session 24.
- "Testing Algorithms for LSI PALs", Imtiyaz Bengali and Vincent Coli, Wescon 1983, Session 13.
- r4. "Diagnostic Devices and Algorithms for Testing Digital Systems" Imtiyaz Bengali, Vincent Coli and Frank Lee, Electro 1984, Session 16.
- r5. "Registered PROMs Impact Computer Architecture" John Birkner, Monolithic Memories Application Note AN-107.
- r6. "PROMs and PLEs: An Application Perspective" Zahir Ebrahim, Monolithic Memories Application Note AN-126.
- r7. "High Speed Bipolar PROMs Find New Applications as Programmable Logic Elements" Vincent Coli and Frank Lee, 9th West Coast Computer Faire 1984.
- "PLE Programmable Logic Element Handbook" Monolithic Memories, Inc.
- r9. "Implementation of Serial/Parallel CRC Using PAL Devices" Vivian Kong, Monolithic Memories Application Note AN-125.

PAL\* (Programmable Array Logic) and SKINNYDIP® are registered trademarks of Monolithic Memories. DOC'\*, PLE'\* and PLEASM'\* are trademarks of Monolithic Memories.

Monolithic

High-Speed PROMs with On-Chip Registers and Disgnostics

																		Ŧ		

where XI (n + 1) is the next state value of the corresponding register i,  $i \neq 0, ..., 15$ . XI (n) is the present value of the corresponding register i, i = 0, ..., 15D (n) is the parallel input data bits, where n = 0, ..., 7

Figure 16. Carry Look-Ahead Equations for 8-88 Parallel CRC with G(X). The Equations are Partitioned into Parts for Efficient Implementation in Three Chips

#### Summary

There are many interesting applications for high-speed Rogisered and Disgnostic PROMs. The integration of a Shadow Register in the Diagnostic PROM greatly simplifies system level technologies.

#### Acknowledgements

The Pseudo Random Number Generator and the Parallet CRO ropilication design examples originated from Zahit Ebrahim and Ivisian Kong, colleagues of ours at Monolithic Memories. These we applications are reprinted from Monolithic Memories Application Note AV-126 (see reference 40).



#### Reference

- Shudow Register Architecture Simplifies Digital Diagnosis" John Birkner, Vincent Coll and Frank Les Monolithip Memones Application Note ANI-122.
- "New PROM Architecture Simplifies Microprogramming" John Birkner, Vincent Coli and Frank Lee, Electro 1983, Session 24.
- "Testing Algorithms for LSI PALs", Imbyez Bengali and Vincent Coli. Wescon 1983. Session 13.
- "Diagnoctic Devices and Algorithms for Testing Digital 5-stems" imfiyaz Bengali, Vincent Coll and Frank Lee, Electro 1984; Seasion 18
- "Registered PROMs Impact Computer Architecture" John Birkner, Monolithic Mainones Analication Note AN-107.
- 16. "PROMs and PLEss An Application Perspective" Zahly Episation Monosthic Memories Application Nets AN 128.
- "High Speed Bipolar PROMs Find New Applications as Programmable Logic Elements" Vincent Coll and Frank Los, Bih Viced Over: Computer Faire 1984.
- PEE Programmable Logic Element Handbook" Monolithic Metrories. Inc.
- "Implementation of S-metriParaflet CRO Libring PAL Devices" Vivian Kona, Monolithic Memories Application Note AN-125.

# Diagnostic Devices and Algorithms For Testing Digital Systems

#### mbyaz M. Bengali, Vincent J. Coli and Frank Lee/Electro 84

N new concept called Diagnostics On-Chip (DOC) was inforlucted in the industry recently. A series of new products with headow register diagnostic capability is coming. These new products use this new concept and will provide a cost effective council to the tesus of transitify for dirated systems.

careford and a construction

in developing, a digital system, dost is a vary sensitive issue. For the OEMs, cost uself day be caregorized as F.A.D. manu-

rown state. All these problems perfaming to leafing of sequences routs have given nee to the concept of "design for kinatchilly".

# Diagnostic Devices and Algorithms for Testing Digital Systems\*

# Imtiyaz M. Bengali, Vincent J. Coli and Frank Lee

products use this new concept and will provide a cost-effective solution to the issue of testability for digital systems.

stem manually

logeneer of the spines

ne test problem nee two major socits; 1. Test generation.

Troustanney see

and generation is the processe of determining the test sequence the indicate which will demonstrate its correctoperation. Test verification is to prove that the dirout works with the test vectors. Fault imuliation has been the best technique of yielding a quartitative neesure of test effectiveness. Jest sequences are submaticative processed and verified in the circuit after simulating a single stuck-at-type" of fault in-LBy observing the circuit outputs faults and be detected and a quantitative measure of test effectiveness can be evaluated.

This technique is afficient for testing combinatorial circuits, specially smaller accutet where the real sequence is thirtin. For a more complex circuit, many techniques are available, such as 1-Algorithm, Completed Code Sociesh Simulation and Adeptice Random Test Generation.

The techniques for combinatorial dirouts are mailfulinit and netfective for anquential origida. As a first approximation, one can treat a sequential origida as being purely combinatorial within each clock cycle and test it with the above techniques for particular state. Every time the machine makes a transminin to a

A new concept called Diagnostics-On-Chip (DOC) was introduced in the industry recently. A series of new products with shadow register diagnostic capability is coming. These new

A monter base for a subtering in the final management of participation of a constraint of the subtering and observe output O for 0 or 11 0 of 0 subtering and observe output O for a for a final subtering and the subtering and the

		A

Table 1. A Set of Test Vestions Fully Covering of Stack-Al-Failets of the AND Gate in Figure 1

As the circuit accompaintone complex, it is more of finaut to control and observe every signal part. Thus, it becomes assertial to give serious throught to the testability of the circuit through the design phase. One approach is to adopt structured ceargo michodologic ideally, this means that the design is totally synchronous with the system circoit.

Most structured design practices are built upon the for churchart if the values in all of the registers can be controlled to any specific value, and if they can be observed with a straightforward operation. Then the tast generation, and porcibly the trait armulation bas, can bered ided to doing tast generation, and its life mulation

\* This paper is a slightly modified version of the paper by the same name which appeared in the Electro 84 Professional Program Session Record, Session 16 reprint, paper 16 1: 15-17 May 1984.



TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

9-41

# **Testing Digital Systems**

Imtiyaz M. Bengali, Vincent J. Coli and Frank Lee/Electro 84

A new concept called Diagnostics On-Chip (DOC) was introduced in the industry recently. A series of new products with shadow register diagnostic capability is coming. These new products use this new concept and will provide a cost effective solution to the issue of testability for digital systems.

### Introduction

In developing a digital system, cost is a very sensitive issue. For the OEMs, cost itself can be categorized as R & D, manufacturing, marketing, testing and maintenance costs, etc. The strategy is to reduce the overall cost for a system. Since marketing cost is about the same for all systems of a certain type and R & D cost is a one-time expense, it will be beneficial to put in diagnostic features to reduce the future expense in testing and maintenance.

If a large system goes down, it will not be practical to test all the chips individually. An alternative is to have built-in test circuits. If an error occurs, it can be located by running a test sequence through the system. It will definitely save a lot of time and expense compared to using tens or hundreds of man hours to debug the system manually.

# **Basics of Diagnostics**

The test problem has two major facets:

- 1. Test generation.
- 2. Test verification.

Test generation is the process of determining the test sequence for a circuit which will demonstrate its correct operation. Test verification is to prove that the circuit works with the test vectors. Fault simulation has been the best technique of yielding a quantitative measure of test effectiveness. Test sequences are automatically generated and verified in the circuit after simulating a single "stuck-at-type" of fault in it. By observing the circuit outputs, faults can be detected and a quantitative measure of test effectiveness can be evaluated.

This technique is efficient for testing combinatorial circuits, especially smaller circuits where the test sequence is trivial. For a more complex circuit, many techniques are available, such as D-Algorithm, Compiled Code Boolean Simulation and Adaptive Random Test Generation.

The techniques for combinatorial circuits are inefficient and ineffective for sequential circuits. As a first approximation, one can treat a sequential circuit as being purely combinatorial within each clock cycle and test it with the above techniques for a particular state. Every time the machine makes a transition to a new state, the test sequence is different. This is a very costly way of testing the circuit, especially if it has many states. Moreover, one should have the knowledge of initial state, illegal states, and

sequences to bring the machine out from an illegal state into a known state. All these problems pertaining to testing of sequential circuits have given rise to the concept of "design for testability".

The key concepts are CONTROLLABILITY and OBSERVABILITY. Control and observation of a network are essential to implement its test procedure. Various designs for testability methods have evolved in the last five to six years. All of these methods have the same objective—to be able to control and observe critical points in a network. These techniques allow test generation problems to be completely reduced to the generation of test vectors for combinatorial logic.

For example, consider the case of the AND gate:



In order to test for a stuck-at-1 (sa1) fault, it is necessary to put 'A' to '0', 'B' to '1', and observe output 'C' for '0' or '1'. If '0' is observed at C, then the AND gate is good for sa1 fault; otherwise there is a fault. In order to fully test the AND gate, the following test vectors are to be exercised:

Α	В	С	
0	1	0	Detect col
1	0	0	Delectisat
1	1	1	} Detect sa0

#### Table 1. A Set of Test Vectors Fully Covering all Stuck-At-Faults of the AND Gate in Figure 1

As the circuit becomes more complex, it is more difficult to control and observe every signal path. Thus, it becomes essential to give serious thought to the testability of the circuit through the design phase. One approach is to adopt structured design methodology. Ideally, this means that the design is totally synchronous with the system clock.

Most structured design practices are built upon the concept that if the values in all of the registers can be controlled to any specific value, and if they can be observed with a straightforward operation, then the test generation, and possibly the fault simulation task, can be reduced to doing test generation and fault simulation for a combinatorial network. A control signal can switch the memory elements from their normal mode of operation to a mode that makes them controllable and observable.

2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374 9-42

# **Diagnostic Devices and Algorithms for Testing Digital Systems**

A simple but effective way to convert a sequential network to a combinatorial one is by breaking the feedback loop and inserting the test data in place of the sequential data in the feedback registers.



Figure 2a. A Simplified Representation of a Sequential Network



Figure 2b. The Feedback Path on the Sequential Network is Broken in Order to Reduce the Network to a Pseudo-Combinatorial One

There are many methods of design for testability practiced in the industry, like LSSD, ScanPath, Scan/Set, Random Access, and BILBO. All of these techniques require additional hardware, mostly shift registers, in order to input test sequences and to observe critical points in the circuit. It appears that additional cost in terms of special hardware has to be incurred for designing testability and structured design. But since the cost of hardware is declining, the trade-off is advantageous in the reduction of testing cost of bigger circuits.

Moreover, the circuit is well monitored and documented. Thus when the boards are in the field, and if there is a fault in a particular board, each block of the circuit can be monitored efficiently and the fault can be easily diagnosed, thus reducing maintenance cost in the future.

## **Previous Diagnostic Schemes**

There are two basic methods to load in test vectors: parallel loading, and serial scanning.

Parallel loading of data in and out requires very wide input and output buses and is not worthwhile. Besides, it would not be effective to store and analyze the results. Built-in digital circuit observer (BIDCO) is a modified example of parallel loading of diagnostic data using a pseudorandom number generator to generate test vectors.

Serial scanning needs several clock cycles to load in or shift out the test results. It may take several minutes to run all the diagnostic vectors through the system. Considering the time needed to analyze the results and repair, the time taken to run the diagnostic vectors is insignificant. Examples of serial scan diagnostics techniques are level-sensitive scan design (LSSD) and Diagnostic-On-Chip (DOC). LSSD involves shifting of diagnostic data into latches, testing the system with that data and then shifting out the test result. DOC uses a buried register, called a shadow register, through which diagnostic data is shifted in and out.

## **Shadow Register—Why?**

For the LSSD, outputs from the microcontrol store will contain some intermediate data when diagnostic microinstructions are shifted in and test results are shifted out. If several control signals are used to drive several ports on the same bus, it is possible that more than one port may be enabled at the same time by the intermediate data (as shown in Figure 4), thus creating a bus fight. The result may be hazardous to your system. Other hazards such as disk crashes are also possible. Designing with LSSD forced compromises in system design.



#### Figure 3. Serial Scanning Techniques Simplify Testing by Serially Shifting in Test Data and Shifting Out Test





Figure 4. Potential Bus Fight May Appear as Port A and Port B may Both be Enabled when Test Data or Result is Shifted Through the Register Bits (Also Called Three-State Overlap)

If the diagnostic data is shifted into some buried registers which are not directly tied to the control lines, the above problem can be avoided. This is the concept of Diagnostic-On-Chip (DOC) which uses shadow register diagnostics.

An additional feature for a shadow register is to permit test vectors to be shifted in during normal execution, which means it is not necessary to hold up the system too long in order to perform diagnosis.

A shadow register is basically a buried register with shift capability (Figure 5). There is also an output register whose



9

outputs appear to the rest of the system. Each output flip-flop has an associated flip-flop in the shadow register. An output flip-flop drives a three-state buffer before going to the output pin. If the output is disabled, the output pin may be converted to an input pin. This feature is very important if the output is driving a bus and sampling of data on the bus desired.



Figure 5. A Typical Diagnostic IC Using DOC

The input to any bit of the output register is multiplexed from one of two sources:

 The less significant bit location in the shadow register (or SDI for the least significant bit). This operation is just a simple shift register.
 The same bit location in the shadow register.

3) Data on the output pin at the same bit position. This data may be the output of the corresponding bit of the output register if there is no output enable pin or if the output is enabled, or the input to that pin if there is an output enable pin and the output is disabled.

**Function Table** 

#### of three sources: 1) The corresponding input bit from the memory array. 2) The corresponding bit leasting in the shadow register

2) The corresponding bit location in the shadow register.

Since the data shifted in during the diagnostic mode does not appear on the output bus, the system will never see the intermediate results of the serial shift. Therefore, all control signals will be valid and the hazards associated with LSSD are eliminated.

The input to a bit of the shadow register is multiplexed from one

With this concept in mind, a new standard for upcoming system diagnostics can now be presented.

# **Cascadability of the Diagnostic ICs**

One very significant feature of the diagnostic parts is their cascadability. Diagnostics is not done very frequently. Therefore, it is very costly to put many data and control lines and ICs on a board just for testing. One way to minimize the cost is by having one input line and one output line and shift in all the bits serially. This means that the SDO of a diagnostic chip must be able to connect to the SDI of another diagnostic chip. Noting that SDI can be both the data input or the control input, SDO must contain the most significant bit of the shadow register if SDI is the data input, and must pass the content of SDI if SDI is used as a control signal.

There is only one data input and one data output to the diagnostic parts. When serial data is shifted in or shifted out, data has to be passed from one diagnostic chip to another. Since SDI must be passed from chip to chip (if it is used for control), it is necessary for logic designers to make sure the fall-through time of SCI to the last chip and the setup time from SDI to DCLK are satisfied.

# The Diagnostic IC Family

A family comprised of 4K, 8K and 16K Diagnostic PROMs (DPROM) with 4-bit output organizations and 8-bit Diagnostic Register is available from Monolithic Memories. These devices are packaged in industry standard 24-pin SKINNYDIP® (0.30inch wide) packages and are specified over both commercial and military temperature ranges.

navitenance cost in th

	INPUTS		B.1	Mala	OUTPUTS		OPERATION
MODE	SDI	CLK	DCLK	Q3-Q0	S3-S0	SDO	OPERATION SEPTEMBER
ei i Leesk	NO X LOC	test es	iv toto	Qn ← PROM	HOLD	S3	Load output register from PROM array
L L L	X	a usrai * anuciam	tap) ap) dinto so	HOLD	Sn ← Sn-1 S0 ← SDI	S3	Shift shadow register data
noiten (3	х	9-ng-oin	Dingenerations Dingenerations Dotations	Qn ← PROM	Sn ← Sn-1 S0 ← SDI	S3	Load output register from PROM array while shifting shadow register data
Hay	X	terteto	*	Qn ← Sn	HOLD	SDI	Load output register from shadow register
Н	L	*	100 to 10	HOLD	Sn ← Qn	SDI	Load shadow register from output bus
н	н	*	t	HOLD	HOLD	SDI	No operation†

#### Clock must be steady or falling. † Write back from shadow register to input bus (SN54/74S818 Diagnostic Register only).

Manual Cale a Table 2. Operation of the Diagnostic ICs in a Digital System

Monolithic

The Diagnostic component series consists of the following products (see Figure 6 below for the Logic Symbols):

 $53/63\text{DA441} - 1024 \, \text{words} \ \text{x}$  4-bit memory with asynchronous initialization and two asynchronous three-state enables

53/63DA442 - 1024 words x 4-bit memory with asynchronous initialization and both asynchronous and synchronous three-state enables

53/63DA841 — 2048 words x 4-bit memory with asynchronous initialization and asynchronous three-state enable

53/63DA1641 - 4096 words x 4-bit memory with asynchronous three-state enable

53/63DA1643 — 4096 words x 4-bit memory with asynchronous initialization and totem-pole outputs

SN54/74S818 — 8-bit register with asynchonous three-state enable and write-back capability to the inputs, basically for loading of writeable control store (WCS). Even in the case of non-writeable control store, diagnostic registers should also be used in breaking the loops of the sequential system The introduction of the DPROMs and diagnostic register results in a new standard for diagnostics. Noting that the diagnostic devices need controls over two independent registers and a multiplexer, a number of overhead pins are necessary. These overhead pins must be defined in a way that the diagnostic parts can be cascadable.

The diagnostic ICs need the following pins in addition to those used in a similar part without the diagnostic features:

1) Diagnostic Clock (DCLK)—The diagnostic clock is used to clock the shadow register.

2) MODE—This pin is used in selecting the data to the registers. For the output register, MODE = LOW indicates that the output register is being used as a normal register; MODE = HIGH indicates that the next state of the output register will be obtained from the shadow register. For the shadow register, MODE = LOW indicates serial data from SDI (see below) is shifted in every diagnostic clock; MODE = HIGH switches SDI from a data input to a control input. See below for details.



9

Monolithic

3) Serial Data In (SDI)—When MODE = LOW, this pin is used for shifting serial data in. When MODE = HIGH, SDI serves as a control pin. If MODE = HIGH and SDI = LOW, data from the output pins will be loaded to the shadow register on the next DCLK. MODE = HIGH and SDI = HIGH indicate a reserved operation for diagnostic PROMs, and is used for write-back for the diagnostic register.

4) Serial Data Out (SDO)—When MODE = LOW, this pin carries the shift-out bit of the shadow register. When MODE = HIGH, the SDI becomes a control pin and the control signal should be passed along if several diagnostic parts are connected together serially. So SDO should carry SDI along in this case

This standard is being used in designing all current and future diagnostic devices.

# **Some Applications Examples**

A simple controller can be constructed using Diagnostic PROMs together with other functional blocks such as the arithmetic logic block and peripheral control. The Diagnostic PROMs serve two purposes—sequencing the address of the microinstruction and controlling the rest of the system.

The sequencing field of the control store contains two addresses for sequential and jump addressing modes. The selection of the next address depends on the current status of the CPU. The arithmetic logic block and I/O control will give certain status bits which will be selected by the status multiplexer. The status multiplexer is controlled by certain bits of the microprogram control word. It should have complementary outputs so that one and only one of the addresses will be selected at any time of operation of the controller. A PAL® device with complementary outputs will normally provide a cost-effective solution to this multiplexer.



A continue statement can be implemented by having both addresses programmed to the next sequential address while an unconditional jump can be done by programming both addresses to the Jump address.

The control PROMs provide signals to control various functional blocks of the controller and other external blocks such as memory and I/O.

Since the other functional blocks such as the arithmetic logic and I/O control of the system also have sequential logic, it may be necessary to break the loops in those blocks so that diagnosis can be done on the whole system. The diagnostic registers can be incorporated in those blocks in places such as the registers (say, memory address registers, memory data registers, and instruction registers, etc.) The diagnostic data and result shifted into and out of the CPU can also be shifted through the diagnostic registers.

Another more detailed example of how the diagnostic parts can be built into a system begins in Figure 8. The system consists of blocks like CPU, main memory, auxiliary memory, and I/O ports. These functional blocks are normally independent of each other as far as testability is concerned.





An example of a CPU is given in Figure 9a. The diagnostic parts are used to substitute the instruction register, memory data registers, status register, memory address registers, and the microprogram control store. The only additional block to a typical system without diagnostic features is the diagnostic controller. The diagnostic controller should be able to supply the system with signals like MODE, SDI, DCLK, and the register clock (CLK). In other words, the diagnostic controller in itself is a supercontroller of the processing unit. It should also be noted that all feedback paths, except those for the register files, are broken.



# Diagnostic Devices and Algorithms for Testing Digital Systems



Figure 9a. A CPU Using DPROMs and Diagnostic Registers



2

# **Diagnostic Devices and Algorithms for Testing Digital Systems**



Figure 9c. Shifting on of Test Vector. Dotted Lines Represent Data Flow in the CPU if the Loading of Test Vector is Hidden in Normal CPU Operations



Figure 9d. After the Last Bit of the Test Data is Shifted In, the Output Registers Will be Loaded With the Test Vector Which Will be Used to Test the System (Control the System)





# Diagnostic Devices and Algorithms for Testing Digital Systems

In normal operation, the diagnostic controller will inactivate the diagnostic feature by setting MODE = LOW and disabling DCLK and have the CLK free running.

When diagnostics is needed, the following sequence is performed:

# **Function Table**

MODE	SDI	DCLK	CLK	OPERATION
L	X	X	1038	Normal operation
L	B1, 1	1	**	Shift-in bit 1 of first test vector
:	:	7:1	we T	
L	B1, n	1	**	Shift-in bit n of first test vector
н	L	UTATE *	NEMON TOMON	Load first test vector to output
L	Х	Х	1	Load test result to output register
н	_L	1	*	Load test result to shadow register
L	B2, 1	1	**	Shift-in bit 1 of second test vector and shift-out test result
:		:	:	AEDINESS BUILDER STATE
L	B2, n	en ing	**	Shift-in bit n of second test vector and shift-out test result
н	L	*	1	Load second test vector to output
L	Х	Х	t	Load test result to output register
н	L	t	*	Load test result to shadow register
:	÷			EUG ATAG
L	Bm, 1	e 1	**	Shift-in bit 1 of last (mth) test vector and shift-out test result
:	:	PT HO 3 A	nataloan	CONTIGUER
L	Bm, n	t	**	Shift-in bit n of last (mth) test vector and shift-out test result
Н	L	*	52 T 2	Load last test vector to output
L	X	X	1	Load test result to output register
н	L	1	*	Load test result to shadow register
L	Х	1 -	X	Shift-out test result
:	:			SUD PROVING
L	X	ETATE L ISS	Х	Shift-out test result

1 Indicates a rising edge of the corresponding clock.

\* Clock must be steady or falling

9-50

\*\* If diagnosis is to be performed embedded in regular CPU cycle, CLK should also be clocked. If not, CLK should be steady or falling.

Table 3. Operation of Diagnostic ICs in a Digital System

figure St. The Tost Results Shifted Out at the Same Time the Next Teat Vector is Shifted In. Again Ootled Lines Represent Deta Flow in the CPU If the Loading of Teat Vector is Midden in Normal CPU Operations

A block diagram of a simple diagnostic controller is shown in Figure 10. The central control unit of this controller may be a disk-based unit or even another PROM. Since in normal operation MODE remains LOW and only CLK is active, it is possible to include a switch in Figure 10 so that the diagnostic controller will be inactive (see Figure 11).



Figure 10. A Block Diagram of a Diagnostic Controller



Figure 11. Including a Switch to Disconnect the Diagnostic Controller from the CPU

## **Some Final Thoughts**

More complicated systems may have co-processors, DMA, I/O ports, etc., in addition to the CPU. A top-down approach will be very efficient in testing such systems by first locating the defective board, followed by the locating of the defective part in that board.

The diagnostic PROMs and registers can also be used in minicomputers, data storage devices, and peripherals.

Besides being used for diagnostics, the serial shifting feature present in a diagnostic component can also be applied to serial character generators, other serial to parallel and parallel to serial converters, serial code generators, etc.

#### References

- John Birkner, "Registered PROMs Impact Computer Architecture," Monolithic Memories Application Note AN-107.
- John Birkner, Vincent Coli and Frank Lee, "Shadow Register Architecture Simplifies Digital Diagnosis," Monolithic Memories Application Note AN-123.
- R.A. Rasmussen, "Automated Testing of LSI" IEEE Computer Magazine, pp. 69-78 (Mar. 1982).
- Thomas W. Williams and Kenneth P. Parker, "Testing Logic Networks and Designing for Testability," IEEE Computer Magazine, pp. 9-21 (Oct. 1979).
- John Birkner, Vincent Coli and Frank Lee, "New PROM Architecture Simplifies Microprogramming" Electro 1983, Session 24.
- Frank Lee, Vincent Coli and Warren Miller, "On-Chip Circuitry Reveals System's Logic States" Electronic Design pp. 119-124 (Apr. 14, 1983).

PAL® (Programmable Array Logic) and SKINNYDIP® are registered trademarks of Monolithic Memories

9-51

DPROM<sup>™</sup> is a trademark of Monolithic Memories.



Monolithic



#### Michael Stolowitz

produces a fuse map for generation of a target part from an algebraic description of the input/output relationships. Many of the techniques used are applicable to other areas.

Monolithic

9-53

This paper describes the implementation of a very compact compiler, written in the FORTH language, which is used as a design aid in the generation of digital systems using Programmable Array Logic elements (PAL®) devices. The compiler

\* This paper is a slightly modified version of the paper by the same name which appeared in the 1982 FORML Conference Proceedings, pages 257-265, 6-8 October 1982; available from the FORTH Interest Group, P.O. Box 1105, San Carlos, CA 94070. (FORML stands for FORTH Modification Laboratory.) PAL® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

Michael Stolowitz

### Background

The schematic diagram of a typical PAL device is shown in Figure 1. Note that this part contains multiple logic device elements and outputs from gates or flip-flops. Each intersection in the matrix on the left represents a connection made by a fuse. These fuses may be blown (one time only) to customize the part for a particular application. The digital-system designer writes a set of Boolean equations for the outputs as functions of the inputs. This is most conveniently done using signal names from the application as shown in Figure 2. These expressions must be translated into a hexadecimal data file for transmission to a "programmer" test instrument, capable of blowing the undesired fuses to produce the target part.

It is not impossible to encode this data manually, but the process is tedious and provides considerable opportunity for error. A FORTRAN program (PALASM™) is available, but FORTRAN is not usually available on microprocessor-based development systems, and the used of remote systems is not convenient. For the above application and for the reasons stated, the program PAL device was implemented in FORTH.

#### Implementation

The PALs device program uses the same concept as many of the FORTH-based assemblers: namely, an environment is created which allows the source data to be interpreted directly. As in the case of the assemblers, this approach led to a surprisingly short program.

In a FORTH-style assembler, a single pass is made of the source data. The interpreter must be able to process each element of the input stream as it is encountered. In an assembler, each of the operation-code mnemonics is an executable word, whose function is to generate a particular machine-language instruction. In PALs, when the logical expressions are interpreted, each of the signal names is an executable FORTH word. The function of an output signal name is to make the row of fuses associated with its first term current, and to set all of the fuses in this row to be blown. The function of an input signal name is to cause the fuse to be spared which is at the intersection of the current row and the column associated with the named input. The output of the PALs program is the fuse map, which is created in its final format by the interpretation of the logical expressions. The fuse map for the application of Figure 2 is shown in Figure 3.

All of the signal names must be defined before the logical expressions are encountered by the interpreter. Since the rows and columns of the matrix are associated with specific pins of the PAL device, the signal names are created by the declarations which associate signal names with pins. When the declarations are interpreted, the pin numbers (i.e., the words 1.-20. and not the integers 1-20) have already been defined. Pin numbers are defining words whose function it is to create signal names.

The various types of PAL logic circuits differ in number of inputs and outputs. For this reason, the various PAL type are executable words. The function of a PAL type is to cause the appropriate set of definitions for pin numbers to be placed in the dictionary. For this reason, the PAL type is executed before any of the pin/signal declarations.

The only word which precedes the PAL type in the input is the word PALs. While this happens to be the name of the program, it is also an executable word whose function it is to make PAL the current and context vocabulary. A PAL logic circuit contains definitions for all of the PAL type, and for Boolean operators in the FORTH vocabulary.

#### Details

The 16R4 was selected as an example (Figure 1) because it contains most of the features found in the PAL device family, including: input signals which are available in both true and inverted forms, gate outputs which may have individual threestate controls, and clocked outputs. As shown in the example, the output signals are connected to columns in the fuse matrix, and may therefore be used as inputs. Many of these features require some consideration by the program.

Negation - Inputs may be used in expressions in either their true or complemented forms. The operator "/" sets a flag called INVERT, which causes the column number of the next input executed to be incremented. The column number of the complemented signal is always one greater than the column number of the corresponding true signal.

Logical "OR" - Execution of the Boolean "+" increments the current row number, selecting the next term of the current output.

Feedback — The use of internal feedback means that an output signal name may appear as a factor in a term, i.e., outputs may sometimes be inputs depending on the context. The question of which function an output signal name is to perform is resolved with a flag called IN/OUT, which indicates which type of signal is expected. IN/OUT is set by outputs, and cleared by inputs. The Boolean "\*" is used to set the flag again between consecutive inputs.

Ouptut Inversion - PALS requires that all expressions be written as the sum of a group of terms. For logical consistency, the designer must indicate an inverted output by defining the expression for the complement of the output, which he indicates with a "/" (the inversion operator) in front of the output signal name.

PAL\* is a registered trademark of Monolithic Memories.

2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374 9-54



Logical vs. Electrical Expression — The use of a negation operator as described above results in electrical expressions rather than logical expressions. The operator indicates that the input must be LOW, and ignores the fact that the signal might be assertive-HIGH or assertive-LOW. A naming convention was developed which allows the expressions to be interpreted logically. The convention is to begin the names of all assertive-LOW signals with the symbol: "/". When reading expressions, the "/" is pronounced "NOT" whether it is part of the name or an independent operator. Double negatives are not pronounced.\*

**The Code** — The complete code for PALS may be found in Figures 4 and 5. The compiler itself is on four FORTH screens. The two additional screens show examples of PAL device-type definitions for six of the most common types. The six screens are usually printed on a single page.

The FORTRAN program PALASM™ (1981 version) appears on pages 3-58 through 3-63 of the second edition of the *PAL® Programmable Array Logic Handbook.* Subsequent updates of the source code have not been published, but are available (subject to a charge and an agreement) from the Monolithic Memories Inc. IdeaLogic Exchange.

A partial glossary of the PALS code follows:

- MAP is the structure in which the output is generated.
- PWR2 is used to make a bit mask.

ADDR converts column and row to byte and bit within the map.

FUSE is used to toggle a bit in the map.

(INPUT) is what input signals do.

**INPUT** creates pins which create input signals.

**NEXT-TERM** is used by output signals and "+" to select a row, and to clear its fuses.

OUTPUT creates pins which create output signals.

PAL. prints the symbolic map as in Figure 3.

PAL-TYPE is the defining word for PAL types.

 Editor's note: in this respect, Mike Stolowitz's program allows a syntax convention (double negative) which isn't supported by PALASM.

### Summary

One of the objectives of the PALS compiler was that the source data and documentation for the resultant part should be one and the same. This insures that the documentation is always up to date, since it must have been created first. It also eliminates the possibility of documentation errors occurring when documentation is produced after-the-fact by an independent process.

This application program is in use by people who have little or no knowledge of FORTH. A FORTH system with the compiler has been modified to load and run as a CP/M<sup>-</sup>.COM file. The program accepts the name of a text file, which it interprets a line at a time.

The techniques described above have also been adapted to the compilation of other forms of programmable logic, including Field-Programmable Logic Arrays (FPLAs) and Field-Programmable Logic Sequencers (FPLSs).

Why is the PALs program so simple in FORTH? In FORTH, it is rarely necessary to write code for the entire application. It is only necessary to extend what already exists to include the application.

The author. Michael Stolowitz, is a digital hardware/software systems consultant specializing is personal computer systems and peripheral devices. Since this paper was published, he has considerably extended the features of the PALS program from what is described here; in particular, PALS can now produce JEDEC-format files. Questions may be addressed to Mr. Stolowitz at (415) 837-3887, 335 Merrilee Place, Danville, CA 94526.

# **FORTH Self-Study References**

- Leo Brodie, Starting FORTH, Prentice-Hall, Inc., Englewood Cliffs, NJ, 1981; ISBN 0-13-842930-8 (hardcover), 0-13-842922-7 (paperback).
- Anita Anderson and Martin Tracy, Mastering FORTH, Brady Communications Company Inc., Bowie, MD, 1984; ISBN 0-89303-660-9.
- Leo Brodie, *Thinking FORTH*, Prentice-Hall, Inc., Englewood Cliffs, NJ, 1984; ISBN 0-13-917576-8 (hardcover), 0-13-917568-7 (paperback).





\ PROJECT	FORML 1982	
\ FUNCTION	EXAMPLE PAL	
\ BY	MICHAEL STOLOWITZ	
	EVAMDIE TYT	
) DICK		
\ DISK	PORML	
\ REVISION		
PALS 16R4		
1. PHI	11. /OE	
2. PHT	$12$ $\Delta \emptyset$	
J. /SEI-IWO	13. SINC-INH	
4. CDSB	14. / LATCH-DATA	
5. WAIT	15. STB-ENA	
6. /AS	16. / TWO-CYC	
7. / MAS	17. /WAIT	
8. /UDS	18. SYNC	
9. /LDS	19. / DTACK-INH	
ID. GID		
/ GVNC		
/ SINC	= / CDSB ( TRI-STATE ENABLE )	
	+ /MAS	
	+ /UDS * /LDS	
	+ / SYNC * / SYNC-INH * / PHI	
/ SYNC-INH	= HI ( TRI-STATE ENABLE )	
,	+ /AS	
	+ / SVNC-INH * / SVNC	
	$\perp$ / $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$	
	+ //IWO-CIC " / SIB-LNA " / Phi	
/ /	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX	
/ / TWO-CYC	= SYNC * //SET-TWO * //AS	
	+ / /TWO-CYC * STB-ENA * / /AS	
/ STB-ENA	= / SYNC * / STB-ENA	
	+ / SYNC * /WAIT	
	The second second Years where here years	
/ /WAIT	= WAIT	
	AND AND ADDA AND AND AND ALAN ALAN AND ADDA	
/ /LATCH-DATA	- / / TWO_CVC * / WATT * / /AS	
, , DATCH-DATA	- / / IND-CIC //WAII / / AD	
	+ / /LATCH-DATA * / /AS	
/ / 0000 000 0000	TAXX YXXX YXXX XXXX XXXX XXXX XXXX XXXX	
/ / DTACK-INH	= HI ( TRI-STATE ENABLE )	
	+ /UDS * /LDS	
	+ / /SET-TWO	
	+ / /TWO-CYC	
	and and and and and and the second seco	
1 20	= HI ( TRI-STATE ENABLE )	
/ 110	L / CVNC_TNU * / /UDC * /(AMCH DAMA	
	T / SINC-INA / /UDS / LAICA-DATA	
	+ SINC * / / UDS * / LATCH-DATA	
PAL.		
	Figure 2. Example of Source Data for PAL16R4 Application	

gure 3. Fuse Map for PAL16R4 Applicatio

Monolithic III Memories

9

17	and the second	tion the later									
0							~	v			
T							X	A			
2		-X						TWOJOT			
3				X							
4	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
5	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
6	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
7	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
8			-X								
9						X					
19							X	X			
11	-X	X			-12/21-		X				
12	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
13	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
14	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
15	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
											SG0/ •8
16				X	MML-2	D410	191-1				
17	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
18	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
19	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
20	VVVV	VVVV	VVVV	VVVV	VVVV	VYYY	VYYY	VYYY		+	
20	VVVV	VVVV	VVVV	VVVV	VVVV	VYYY	VYYY	XXXX			
22	VVVV	VVVV	VVVV	VVVV	VVVV	VYYY	VXXX	YYYY			
22	VYYYY	JAVAY	VVVV	VVVV	VVVV	VVVV	VVVV	VVVV			
23	ΛΛΛΛ	лллл	лллл	ΛΛΛΛ	лллл	лллл	~~~~	AAAA			
21	_	_vv_		_			_				
24		-74-		v	-A	NVR	*	HRL-D			
20	VVVV	VUUU	VVVV	A	-AA-	~~~~		vvvv			
20	AAAA VVVV	VVVV	VVVV	AAAA VVVV	AAAA VVVV	AAAA VVVV	AAAA VVVV	VVVV			
20	VVVV	VVVV	VVVV	VVVV	VVVV	VVVV	VVVV	VVVV 0			
20	AAAA	AAAA	AAAA	AAAA	AAAA	AAAA	AAAA	AAAA	/ / TWO		
29	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
21	AAAA	AAAA	AAAA	AAAA	AAAA	AAAA	AAAA	AAAA VVVV			
21	AAAA	лллл	лллл	AAAA	лллл	лллл	лллл	лллл			
22		v			v						
24		A	v		A			T			
22		A	V-		N UTWO	www.	www.v	www			
34	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			/ / LATCH-DATA
35	AAAA	AAAA	AAAA	AAAA	AAAA	AAAA	AAAA	AAAA			
30	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
37	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
38	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
39	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
									mar 1		
40			X-	X	-X						
41					-X	X					
42	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
43	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
44	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
45	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
46	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			
47	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX			

Figure 3. Fuse Map for PAL16R4 Application

SCR #99 (63H) Ø \ fuse addr pwr\_ map in/out invert last-out row h/l 15Sep82mcs 1 2 CREATE MAP 512 ALLOT 3 VARIABLE IN/OUT VARIABLE INVERT 4 VARIABLE LAST-OUT VARIABLE H/L 6 7 : PWR2 (S n -- 2\*\*n ) 1 SWAP ? DUP IF 3 DO DUP + LOOP THEN ; 8 9 : ADDR ( col -- addr bit ) ( addr = r5 r2 rl rØ c4 c3 c2 cl cØ ) 10 ROW @ 8 / MOD SWAP 32 \* ROT + SWAP (bit = r4 r3) 11 4 /MOD 256 \* ROT + MAP + SWAP (bit = r4 r3) 12 13 : FUSE (S col -- ) 14 INVERT @ + Ø INVERT ! ADDR TOGCLE ; 

 Ø \ (input) input next-term
 15Sep82m

 1
 1

 2 : (INPUT) (S 'col -- )
 3

 3 @ FUSE Ø IN/OUT ! ;
 4

 SCR #100 (64H) Sada 15Sep82mcs 5 : INPUT (S col -- ) ( pin's dot name ) 6 CREATE , DOES> 7 (S -- ) ( pin's signal name ) @ CREATE , DOES> 8 IN/OUT @ Ø= ABORT" Output Required!" (INPUT) ; 9 13 11 : NEXT-TERM (S -- ) 12 LAST-OUT @ DUP @ Ø= ABORT" NO More Terms!" 13 -1 OVER +! 2+ DUP @ ROW ! 1 SWAP +! 14 32 Ø DO I FUSE LOOP 1 IN/OUT 1; 15 SCR #1Ø1 (65H) 15Sep82mcs CR #101 (65H) $Ø \ output twk pal.$ 1 : JUTPUT (S row #rows col -- ) ( pin's dot name ) 1 : OUTPUT (S FOW #FOWS COT - ) ( pin's signal name ) 2 CREATE , , DOES> 3 (S --) ( pin's signal name ) 4 CREATE , DOES> 6 IN/OUT @ 1F ( input expected ) 6 DUP @ 31 > ABORT" No Internal Feedback!" (INPUT) 7 ELSE ( output expected ) 7 ELSE ( output expected ) 7 ELSE ( output expected ) INVERT @ H/L @ + 1 - ABORT" Invert Output Equation!" 2+ LAST-OUT ! Ø INVERT ! NEXT-TERM THEN ; 9 10 : TWK ( col -- ) ROW @ SWAP ADDR OVER C@ OR SWAP C! ; 11 : PAL. CR 64 Ø DO I ROW ! I 3 .R 2 SPACES 32 Ø DO I 3 AND Ø= IF SPACE THEN I ADDR SWAP C@ AND IF ." -" ELSE ." X" THEN LOOP 12 13 14 CR I 8 MOD 7 = IF CR THEN ?KEY IF LEAVE THEN LOOP ; 15

Figure 4. The PALS FORTH Program (Screens 1-3)

SCR #102 (66H) Ø \ pal-type pal pals + / \* = HI NC 30Sep82mcs
l : PAL-TYPE (S +scr h/l ) 2 CREATE , , DOES> 20 H/L 1 [ BLK 0 ] LITERAL + LOAD 3 MAP 512 ERASE Ø INVERT ! ; 4 : SKIP ( -- ) BL WORD DROP ; 4 : SKIP ( -- ) BL WORD DROP ; 5 VOCABULARY PAL IMMEDIATE PAL DEFINITIONS 6 : NC (S -- ) BL WORD DROP ; 6 : NC (S -- ) BL WORD DROF ;
7 : + (S -- ) NEXT-TERM ;
8 : / (S -- ) 1 INVERT ! ;
9 : \* (S -- ) IN/OUT @ ABORT" Input Expected!" 1 IN/OUT ! ;
10 : HI (S -- ) Ø IN/OUT ! ; 11 := (S -- ) invg gawe + gam 11 := (S --) ; 12 1 Ø PAL-TYPE 1ØL8 1 1 PAL-TYPE 1ØH8 2 Ø PAL-TYPE 16R4 13 2 Ø PAL-TYPE 16R6 2 Ø PAL-TYPE 16R8 2 Ø PAL-TYPE 16L8 14 FORTH DEFINITIONS 15 : PALS (S -- ) [COMPILE] PAL DEFINITIONS ; 

 SCR #103
 (67H)

 Ø \ 10L8 10H8
 30Sep82mcs

 1 2 INPUT 1.
 Ø INPUT 2.
 4 INPUT 3.
 8 INPUT 4.

 2 12 INPUT 5.
 16 INPUT 6.
 20 INPUT 7.
 24 INPUT 8.

 3 28 INPUT 9.
 : 10. SKIP ;
 30 INPUT 11.
 : 20. SKIP ;

 3 28 INPUT 9.
 10. SKIP 7
 30 INPUT 11.
 20. SKIP

 4 56 2 BL OUTPUT 12.
 48 2 BL OUTPUT 13.

 5 40 2 BL OUTPUT 14.
 32 2 BL OUTPUT 15.

 6 24 2 BL OUTPUT 16.
 16 2 BL OUTPUT 17.

 7 8 2 BL OUTPUT 18.
 0 2 BL OUTPUT 19.

 8 : TWEEK (S -- ) 9 FORTH 8 Ø DO 2 Ø DO J 8 \* I + ROW 1 10 6 TWK 7 TWK 11 TWK 14 TWK 15 TWK 18 TWK 11 19 TWK 22 TWK 23 TWK 26 TWK 27 TWK LOOP LOOP PAL ; 12 13 14 15 SCR #1Ø4 (68H) 30Sep82mcs Ø \ 16R4 16R6 16R8 16L8 

 1
 2:
 1. SKIP;
 Ø INPUT 2.
 4 INPUT 3.
 8 INPUT 4.

 3
 12 INPUT 5.
 16 INPUT 6.
 20 INPUT 7.
 24 INPUT 8.

 4
 28 INPUT 9.
 : 10. SKIP;
 : 11. SKIP;
 : 20. SKIP;

 5 

 6
 56
 8
 30
 OUTPUT
 12.
 48
 8
 26
 OUTPUT
 13.

 7
 40
 8
 22
 OUTPUT
 14.
 32
 2
 18
 OUTPUT
 15.

 6
 56
 8
 30
 001F01
 12.

 7
 40
 8
 22
 0UTPUT
 14.
 32
 2
 18
 0UTPUT
 15.

 8
 24
 8
 14
 OUTPUT
 16.
 16
 8
 10
 OUTPUT
 17.

 8
 24
 8
 14
 OUTPUT
 16.
 0
 8
 2
 OUTPUT
 19.

 9 8 8 6 OUTPUT 18. Ø 8 2 OUTPUT 19. 10 11 : TWEEK (S -- ); 12 13 14 15

Figure 5. The PALS FORTH Program (Screen 4) and Definitions (Screens 5-6)

9-60

# High-Speed Bipolar PROMs Find New Applications As Programmable Logic Elements\*

# Vincent J. Coli and Frank Lee

numbers of applications as Programmable Logic Element (or PLE) devices. This paper will cover the architecture, applications, and software support for PLE devices.

Classic applications for bipolar PROMs include instruction storage for microprogram control store and software for microprocessor programs. However, due to a new design methodology

and state-of-the-art performance, PROMs are finding increasing



\* This paper is a slightly modified version of the paper by the same name which appeared in the Conference Proceedings of the 9th West Coast Computer Faire. pages 40-47 April 1984.



2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

# **Elements**

Classic applications for bipolar PROMs include instruction storage for microprogram control store and software for microprocessor programs. However, due to a new design methodology and state-of-the-art performance, PROMs are finding increasing numbers of applications as Programmable Logic Element (or PLE) devices. This paper will cover the architecture, applications, and software support for PLE devices.

# **Fuse-Programmable Logic Families**

A typical combinatorial Boolean equation can be written in sum-of-product form, which consists of several AND gates summed at an OR gate. In general, a set of combinatorial Boolean equations with n inputs (I0, I1, ..., In-1) and m outputs (O0, O1, ..., Om-1) can be generated through one level of AND gates followed by one level of OR gates. Custom logic functions can be defined using programmable logic.



Figure 1. Structure of Programmable Logic Devices

Fuse-programmable devices normally consist of two levels of logic — AND-array and OR-array — as suggested above. There are three basic types of fuse-programmable devices — PROM (Programmable Read Only Memory), PLA (Programmable Logic Array), and PAL® (Programmable Array Logic) devices. Which arrays are fuse-programmable distinguish these three types of devices.

PLAs offer the greatest flexibility since both the AND and OR arrays are programmable. This flexibility comes with the cost of lower performance, higher power dissipation, and generally higher price.

A PAL device has only the AND-array programmable; the ORarray is fixed. Each output has an OR gate associated with it which sums a fixed number of product terms (AND combinations). Statistically there is only a limited number of product terms in any equation. So the flexibility of a PLA is normally not needed. This is a compromise between flexibility and cost and performance.

The OR-array is programmable in a PROM, but the fixed ANDarray consists of all combinations of literals for each of the input variables. For example, there are 32 product terms available in a PROM with 5 inputs a,b,c,d,e (corresponding to words 0 through 31 in the PROM memory):

/a*/b*/c*/d*/e	(Word 0)	
/a*/b*/c*/d* e	(Word 1)	
/a*/b*/c* d*/e	(Word 2)	
rest Coast Computer	v ugeni jo sooi	
a* b* c*/d* e	(Word 29)	
a* b* c* d*/e	(Word 30)	
a* b* c* d* e	(Word 31)	

where '\*' represents the Boolean AND operator and '/' represents the Boolean NOT or inverter operator. The fuses in the OR-array are programmed to select the desired AND combinations.



FIXED AND ARRAY PROGRAMMABLE OR ARRAY BOTH ARRAYS

PROGRAMMABLE

PROGRAMMABLE AND ARRAY FIXED OR ARRAY

Figure 2. Structural Difference Between PLE (PROM), PLA and PAL Devices. Note that the PAL and PLE Logic Circuits Complement Each Other. The PAL Device has Many Input Terms While the PLE Device is Rich in Product Terms

The existence of all combinations of literals for all inputs makes it possible to define functions which cannot be implemented in a PLA or a PAL device. For example, a 5-input Exclusive-OR (XOR) function can be implemented using sixteen product terms. This may exceed the number of product terms available in a PAL device and will consume too many product terms in a PLA, but can be constructed guite efficiently in a PROM. It is important to realize that any combination of inputs can be decoded in a PROM as long as sufficient input pins are provided since a PROM provides 2<sup>n</sup> product terms (where n is the number of inputs). Another way of looking at this is that PROMs store the logic transfer function in a memory. The fixed AND-array (or AND-plane) consists fo the row and column decoders while the fuses in the OR-array (or OR-plane) are the bits in the memory. In a memory, a fuse blown versus a fuse intact distinguishes a HIGH from a LOW.



Figure 3. Block Diagram of a PROM Viewed as PLE Device. Notice that the PLE Provides Many (2<sup>n</sup>, Where n is the Number of Inputs) Product Terms. A By-Product of this is Programmable Output Polarity: Either Active-High or Active-Low Output Polarities are Available

Monolithic

Due to this special characteristic of abundant product terms, PROMs are also often used as logic devices. In this paper, PROMs are referred to as PLE (Programmable Logic Element) devices.

# **Advantages of PLE Devices**

PLE devices provide a cost-effective solution for many applications. Here are just some of the advantages of PLE devices:

1) Customizable Logic — The designeer is limited to standard functions if SSI/MSI devices are used. The designer can create his own logic chips using PLE devices.

2) Design Flexibility — Modification of design is possible even without redesigning the PC board. For example, the address space of a microprocessor-based system can be reconfigured by merely programming a new device if the decoding is implemented in a PLE device. This feature comes in handy if you want to upgrade a system which originally used 64-K Dynamic RAMs to now use state-of-the-art 256-K Dynamic RAMs.

 Reduce Errors — Errors are sometimes unavoidable and oftentimes quite expensive. Programmable devices make it easier and less expensive to correct errors.

4) Reduction of Printed Circuit Board Space—PLE devices save PC board space since several SSI/MSI functions can be integrated into a single package.

5) Fast Turnaround Time — With existing commercial programmers and development software support, a prototype of the custom tailored PLE device will be ready in just a few minutes.



**PLE Applications** 

PLE applications include random logic replacement, decoder/ encoders, code converters, custom ALUs, error detection and correction, look-up tables (both trigonometric and arithmetic), data scaling, compression arithmetic like Wallace Tree adders, distributed arithmetic, and residue arithmetic.

Several levels of random logic chips can be replaced by one PLE logic circuit. As discussed earlier, PLE devices can implement logic in sum of products form.



Despite the existence of dedicated encoders and decoders, many of these functions are application dependent. A standard 3-to-8 decoder/demultiplexer (74S138) can be used in decoding applications. But the decoding scheme may require several 3-to-8 decoder/demultiplexers and additional SSI OR-gates. On the other hand, a PLE device can be customized to perform the required decoding function with no additional gates. Simple decoders, such as those used for decoding memory chip selects from address lines, can be implemented in a PLE device with five to ten inputs. More complex decoding may require eight to twelve inouts.



#### Figure 4. PLE Address Decoding Application. The PLE Device Selects One of Eight 2Kx8 Static RAMs by Decoding Several Microprocessor Address Lines

PLE devices also offer a very flexible solution for code conversion applications. Translations of codes such as from ASCII to EBCIDIC, Binary to BCD (Binary Coded Decimal), or BCD to Gray code can be implemented in PLEs. The 74S184 Binary-to-BCD Converter is actually a 32x8 PROM.



Figure 5. Two Examples of PLE Code Converters. The Second Example Illustrates How to Use Two Inputs as Code Select Lines so that Four Converters can be Provided in One PLE Device

## **High-Speed Bipolar PROMs Find New Applications as PLE Devices**

Monolithic

Standard ALUs (such as the 74S181) may not provide a very specailized function which a particular system requires, such as BCD arithmetic. In this case a PLE device is again a good alternative. Although the PLE device may be slower than a dedicated ALU, the presence of this specialized function is critical. For example, a 4-bit ALU can be constructed in a PLE device with twelve inputs (A3-A0, B3-B0, I2-I0, Cin) and eight outputs (F3-F0,/G,/P, Cout, A = B). Any eight functions can be implemented.



#### Figure 6. Block Diagram for a 4-Bit ALU which can be Implemented in a PLE Device

Data scaling is another PLE device application. A dedicated multiplier is not required if the scaling factor is a constant; the prescaled result can be stored in a PLE device. Fixed-bit multipliers are typically implemented in PLE devices.

Column compression technique (also called Wallace Tree Compression) is used when expanding an array of several smaller parallel multipliers to perform large wordlength multiplication. These smaller multipliers will generate partial products (intermediate results) which must be numerically summed according to bit significance in order to calculate the final wordlength multiplication. Many levels of 2-input bus adders can be used to add these partial products, but the carry propagation delays may be too long. However, partial product adders implemented in PLE devices can do compression of many levels without passing carries. Thus, the summation will be much faster.



'... THE '5556, TOGETHER WITH PLES ORGANIZED IN A WALLACE-TREE CONFIGURATION, CAN SAIL RIGHT ALONG AT THE RATE OF FOUR 56 X 56 MULTIPLICATIONS EVERY MICROSECOND ...''

Group Code Recorder (GCR) is an encoding/decoding scheme used for error detection on tape. During a WRITE operation, each 8-bit word is divided into two 4-bit nibbles. Both nibbles are then encoded into 5-bit codes before being recorded onto tape. Both 5-bit codes are decoded back to the original 4-bit nibbles and then combined during a READ operation. PLE circuits are exceptionally useful in mapping the 4-bit data to the 5-bit code and back.



Figure 7. GCR Encoder/Decoder Block Diagram

Exclusive-OR gates, being half adders, are very prevalent in Error Detection and Correction (EDC) schemes. Many SSI chips are required to implement this function while PLA and PAL devices may not provide sufficient product terms. PLE devices are again an ideal solution.





# **High-Speed Bipolar PROMs Find New Applications as PLE Devices**

In many applications, the speed of the converging series used to generate the trigonometric functions is too slow and the accuracy obtained by direct table look-up requires too much hardware. A good compromise between speed and hardware is to store an approximation to the function in a PLE device. Then use this approximation as a starting point for an iterative algorithm (such as Newton-Raphson) to obtain additional accuracy. High-Speed division, multiplication, and square-root calculations can be performed in a similar manner.



Figure 9. PLE Look-Up Tables and Iteration Loops can be Used to Generate Very Accurate Trigonometric and Arithmetic Functions. An Approximation to the Function is Stored and Additional Accuracy is Gained Using Iteration Operations

Catalog — Prints the PLEASM datalog of operation
 Soho Input — Prints the PLE design specifications
 Truth Table — Prints the entire truth table
 Briat Table — Prints only used addresses in the truth

Distributed arithmetic is used for performing convolution operations without using multiplier/accumulators. If the coefficients are constant, a look-up table for convolution can be stored in a PLE device, thus replacing the multiplier.

Residue arithmetic (also called Carry-Independant arithmetic) is a technique used to perform very fast integer arithmetic. High speed is achieved by using numbers in residue representation so that the sequential delay of carries on digits of higher significance is eliminated. A Residue Numbering System (RNS) is determined using an optimum moduli when designing the system. Conversion to and from residue representation are basic mapping functions which can be conveniently done in a PLE device. Also, since operations in residue arithmetic are performed using modulo addition and multiplication without carries, these operations can also be done using PLE devices. In general, residue arithmetic should only be used for integer arithmetic which requires intensive operations.



Figure 10. Architecture of a System Based on RNS. An Integer Number is Converted to RNS Representation Using PLE Devices, Then the RNS Arithmetic is Performed Using Some Other PLE Devices, and Finally the RNS Result is Converted Back to Integer Representation Again Using PLE Devices



# Restrictions

The basic restrictions for using PLE devices to replace SSI/MSI parts are:

1) Since a memory element has a product term for every combination of literals of all the input terms, static hazard is normally unavoidable. For example, there are 5 inputs available in a 32 x 8 PROM. In order to generate a function like:

#### f = a\* b\* c\* d

The actual implementation inside the PROM will be:

If a = b = c = d = HIGH, according to the first equation, we shall expect f to remain HIGH independent of e changing. In the actual PROM implementaton, there will be no hazard if e stays either HIGH or LOW. But if e changes, depending on whether e or /e will occur first, there exists the possibility that both product terms in the second equation will be LOW momentarily, which may cause a static logic hazard (HIGH to LOW to HIGH) for f. This hazard is commonly called a "glitch". Static hazards are not a problem for many applications, like those offered in this paper, but extreme care must be taken if the output of a PLE device is used to strobe another device.





Figure 11. This Truth Table Graphically Illustrates the Possible Glitch (HIGH to LOW to HIGH Hazard) for the Function f = a\*b\*c\*d Implemented in a 32x8 PROM. Address 0F and 1F Contain a 1 while All Other Locations Contain a 0 for Output f. If Address Input e Should Change, the PROM Decoders Could Momentarily Selct a Location Containing a 0

2) Although PROMs are available with registered outputs, internal feedback from the outputs and buried registers are not yet available in PROMs. External connections from some outputs to inputs must be made for applications which require feedback (such as in state machines). However, Registered PROMs without feedback are useful for pipelining (overlap instruction fetch and execution) in order to increase system throughput.



#### PLEASM Software Support

Monolithic Memories has developed a software tool to assist in designing and programming PROMs as PLE devices. This package, called "PLEASM" (PLE Assembler), is available for several computers including the VAX/VMS and IBM PC/DOS. PLEASM converts design equations (Boolean and arithmetic) into truth tables and formats compatible with PROM programmers. A simulator is also provided to test a design using a Function Table before actually programming the PLE device. The PLEASM operators are listed below and the PLEASM catalog of operations is given on the next page. A sample PLE Design Specification (source code for PLEASM software may be requested through the Monolithic Memories IdeaLogic Exchange.

#### **Operators** (in hierarchy of evaluation)

- ; Comment follows
- Dot operator (pin list or arithmetic operator follows)
- ADD Address pins (Inputs)
- DAT Data pins (Outputs)
- , Delimiter, separates binary bits (MSB first)
- = Equality (combinatorial)

#### **BOOLEAN OPERATORS**

- / Complement, prefix to a pin name
- \* AND (product)
- + OR (sum)

Monolithic

- : + : XOR (exclusive or)
- : \* : XNOR (exclusive nor)

#### ARITHMETIC OPERATORS

- . \* . Multiply (numeric multiplication)
- . + . Plus (numeric addition)

Monolithic Memories PLEASM version 1.2D © copyright 1984 Monolithic Memories

PLEASM — PLE Assembler — provides the following options:

C Catalog E Echo Input T Truth Table B Brief Table	<ul> <li>Prints the PLEASM catalog of operations</li> <li>Prints the PLE design specifications</li> <li>Prints the entire truth table</li> <li>Prints only used addresses in the truth table</li> </ul>
H Hex Table	- Prints the truth table in HEX form
S Simulate	<ul> <li>Exercises the function table in the logic equations</li> </ul>
I Intel Hex	<ul> <li>Generates INTEL HEX programming format</li> </ul>
A ASCII Hex	<ul> <li>Generates ASCII HEX programming format</li> </ul>
Q Quit	- Exits PLEASM

# **High-Speed Bipolar PROMs Find New Applications as PLE Devices**

PLESP8 PLE DESIGN SPECIFICATION VINCENT COLI 10/03/82 BASIC GATES ADD 10 11 12 13 14 P5000 BASIC GATES BASIC GATES MMI SANTA CLARA, CALIFORNIA ADD 10 11 12 13 14 .DAT 01 02 03 04 05 06 07 08 .DAT 01 02 03 04 05 06 07 08 ADD HEX ADDRESS HEX DATA 01 = 10 : BUFFER 000 32 0 02 = /10; INVERTER 001 002 na 03 = 10 \* 11 \* 12 \* 13 \* 14 : AND GATE 003 19 04 = 10 + 11 + 12 + 13 + 14; OR GATE 004 DA 005 19 05 = /10 + /11 + /12 + /13 + /14 : NAND GATE 006 1A 007 D9 O6 = /I0 \* /I1 \* /I2 \* /I3 \* /I4 : NOR GATE 008 DA 009 19 07 = I0 :+: I1 :+: I2 :+: I3 :+: I4 ; EXCLUSIVE OR GATE 00A 1A O8 = I0 :\*: I1 :\*: I2 :\*: I3 :\*: I4 : EXCLUSIVE NOR GATE 008 D9 1A 12 13 00D D9 FUNCTION TABLE 14 OOE DA 15 OOF 19 IO I1 I2 I3 I4 O1 O2 O3 O4 O5 O6 O7 O8 16 010 OUTPUTS FROM BASIC GATES INPUT 19 :01234 BUF INV AND OR NAND NOR XOR XNOR COMMENTS 18 012 18 19 013 D9 ALL ZEROS ALL ONES ODD CHECKERBOARD u. L H L L 20 014 1.8 21 22 HLHLH LHLHL D9 016 DA Τ. EVEN CHECKERBOARD 23 017 19 1A 24 018 25 019 09 DESCRIPTION 014 DA 01B 19 THIS EXAMPLE ILLUSTRATES THE USE OF PLES TO IMPLEMENT THE BASIC GATES: BUFFER, INVERTER, AND GATE, OR GATE, NAND GATE, NOR GATE, EXCLUSIVE OR GATE, AND EXCLUSIVE NOR GATE. 28 010 DA 19 29 01D 30 01E 14 NOTE ALSO THAT THREE-STATE OUTPUTS ARE PROVIDED WITH ONE ACTIVE LOW OUTPUT ENABLE CONTROL  $(/\mathrm{E})$  . 31 01F CD PLEASM GENERATES THE PROM TRUTH TABLE FROM THE LOGIC EQUATIONS AND SIMULATES THE FUNCTION TABLE IN THE LOGIC EQUATIONS. HEX CHECK SUM = 00F3C Figure 12a. PLE Design Specification. This is the Source Code Figure 12c. Hex Table. PLEASM Software Generates This for PLEASM Software. PLEASM Software Gen-Truth Table in Hexadecimal Form for Verification erates the Truth Table and Programming Formats of Locations in the PLE from the Equations. PLEASM Software Also **Exercises the Function Table in the Equation and Reports Errors** BASIC GATES 32 D9 DA 19 DA 19 1A D9 DA 19 1A D9 1A D9 DA 19 . DA 19 1A D9 1A D9 DA 19 1A D9 DA 19 DA 19 1A CD . ADD IO I1 I2 I3 I4 DAT 01 02 03 04 05 06 07 08 00F 3C ADD A0 A1 A2 A3 A4 01 02 03 04 05 06 07 08 0 τ. L L L L Н L L Н н Н L L L H L H HHHH HLHL H LLLL Figure 12d. ASCII Hex Programming Format. PLEASM Softн н T. L H L L HL L L HL ware Generates this ASCII Hex Programming H L L H H H T. T. H H H L H L H Format with Hex Check Sum. Control Characters HL L are Included so that the Information can be Down-L Н H H H L H H τ. L L L н T. H н Τ. T. Τ. Loaded Directly to a PROM Programmer H H H 10 L L LL L H 12 H L H L L L 13 Н H T. H H 15 L LH 16 L L L H L 17 H L H T. L L H L :1000000032D9DA19DA191AD9DA191AD91AD9DA1940 19 20 H Η LLL H L L H H H H H H LLL H H L H LHHHHH :10001000DA191AD91AD9DA191AD9DA19DA191ACD54 LH L H L н L LH :0000001FF L H L Н H H H L Н HL 23 Н L L Н 24 L H H H L 20 H HLH L 26 27 H H H H Figure 12e. Intel Hex Programming Format. PLEASM Soft-HL L H L L H L L LLL H LH H 28 H H H L H HLHL H H L HHHH HHH ware Generates this Intel Hex Programming L H H H H HH L Format with a Hex Check Sum Following Every Н н 31 H н τ. 17 16 Bytes of Data HEX CHECK SUM = 00F3C Figure 12b. Truth Table. PLEASM Software Generates This Truth Table which can be Used for Verifying Your Design

# **High-Speed Bipolar PROMs Find New Applications as PLE Devices**

# **PLE Family**

Monolithic Memories carries a family of fast PROMs which can be used as Memory or PLE devices. Since the critical parameter for logic applications is speed, our series of fast PROMs have

#### **PLE Selection Guide**

worst-case memory access times (or propagation delays) ranging from 15 ns for small PROMs to 40 ns for large PROMs. The Logic Symbols for four of the PLE devices are given in Figure 13 and a summary of the PLE family is given below:

PART NUMBER		INPUTS	OUTPUTS	PRODUCT	OUTPUT REGISTERS	t <sub>PD</sub> (ns) MAX*
PLE5P8		5	8	32	100 - 115 - 115 -	25 25
PLE5P8A	a i	5	8	32	ROM 5 RTV * EIV *	15
PLE8P4	NT .	800 <b>8</b>	4	256	3XD . 61-7*1 EI **:	30
PLE8P8	10	8	8	256		28
PLE9P4		9	4	512	94 95 06 67 08	10 10 10 35 1 11 11 PE
PLE9P8	4	9	8	512	- RETAD OTBAN HORE IONI ROL RON DIAN RO	30
PLE10P4		10	4	1024		35
PLE10P8	19 21 -	10	8	1024	4 4 B B	35†
PLE11P4	RI.	11	4	2048		35
PLE11P8	23	11	8	2048	THE DE OF PLEX TO SHE	35
PLE12P4		12	4	4096	681%. 	35
PLE12P8		12	8	4096	121	40
PLE9R8	08	9	8	512	8	15
PLE10R8		10	8	1024	an Specifi 8 Non. This	teQ H.P15 ST stup
PLE11RA8	decimal F	Toble in Hora	8	2048	8	15
PLE11RS8	PLE	erin anorsol	8 <sup>of Lo</sup>	2048	A3US A800000	15

Monolithic

\*Clock to output time for registered outputs

† Preliminary data.

NOTE: Commercial limits specified.

IS IN DO IT OF CA IS IN DE DA IS DA IS IN CO ...

# Acknowledgements

Several of the designs discussed in this paper were proposed by our good friend and colleague Ulrik Mueller, who is now studying Computer Science in his native country, Denmark, and our Monolithic Memories Pal Zahir Ebrahim. Special thanks also go to Ranjit Padmanabhan for writing the PLEASM simulator.

# Summary 2014 Models of Manual Second

There are many interesting applications for high-speed PROMs used as PLE devices. A software package called "PLEASM" software is available as a development tool.

# References

- 1. "PAL Programmable Array Logic Handbook", 3rd edition, J. Birkner, V. Coli, Monolithic Memories, Inc.
- 2. "Systems Design Handbook", Monolithic Memories, Inc.
- 3. "Bipolar LSI 1984 Databook", 5th edition, Monolithic Memories, Inc.
- "PROMs and PLEs: An Application Perspective", Z. Ebrahim, Monolithic Memories Application Note AN-126.
- "An Introduction to Arithmetic for Digital Designers", S. Waser, M.J. Flynn, Holt, Rinehart & Winston, N.Y., 1982.



# ABEL<sup>™</sup>, A Complete Design Tool For Programmable Logic

Michael J. Holley DATA I/O 10525 Willows Rd. N.E. Redmond, WA 98073-9746

As the use of PAL® and PLE devices (PROMs) increases, the need for high-level design tools becomes necessary. Designers need easier, faster, and more efficient ways to design with such programmable devices. With the more complex devices currently being introduced to the market, this need is even greater. Additionally, a designer should be able to specify logic designs in a way that makes sense in engineering terms; he or she should not have to learn a new way of thinking about designs.

ABEL™, a complete logic design tool for PAL devices, PLE devices and FPLA devices meets these requirements. ABEL™ incorporates a high-level design language and a set of software programs that process logic designs to give correct and efficient designs.

The ABEL<sup>™</sup> design language offers structures familiar to designers: state diagrams, truth tables, and Boolean equations. The designer can choose any of these structures or combine them to describe a design. Macros and directives are also available to simplify complex designs.

The ABEL<sup>™</sup> software programs process designs described with the high-level language. Processing includes syntax checking, automatic logic reduction, automatic design simulation, verification that a given design can be implemented in a chosen device, and automatic generation of design documentation.

To use ABEL™, the designer uses an editor to create a source file containing an ABEL™ design description. He then processes the source file with the ABEL™ software programs to produce a programmer load file. The programmer load file is used by logic and PLE programmers to program devices. Several programmer load file formats are supported by ABEL<sup>™</sup> so that different programmers may be used.

The source file created by the designer must contain test vectors if simulation is to be performed. Test vectors describe the desired (expected) input-to-output function of the design in a truth table format. The ABEL™ simulator applies the inputs contained in the test vectors to the design and checks the obtained outputs against the expected outputs in the vectors. If the outputs obtained during simulation do not match those specified in the test vectors, an error is reported.

Following are two designs described in the ABEL<sup>™</sup> design language. These designs would be processed to verify their correctness and to reduce the number of terms required to implement them. The first design is for a PAL device, the second for a PLE logic circuit.

#### 6809 MEMORY ADDRESS DECODER

Address decoding is a typical application of programmable logic devices, and the following describes the ABEL™ implementation of such a design.



Figure 1. Block Diagram: 6809 Memory Address Decoder

#### **Design Specification**

Figure 1 shows a block diagram for the design and a continuous block of memory divided into sections containing dynamic RAM (DRAM), I/O (IO), and two sections of ROM (ROM1 and ROM2). The purpose of this decoder is to monitor the six high-order bits (A15-A10) of a sixteen-bit address bus and select the correct section of memory based on the value of these address bits. To perform this function, a simple decoder with six inputs and four outputs is designed with a 14L4 PAL device.

Table 1 shows the address ranges associated with each section of memory. These address ranges can also be seen in figure 1.



#### **Design Method**

Figure 2 shows a simplified block diagram for the address decoder. The address decoder is implemented with simple

PAL® is a registered trademark of Monolithic Memories.

ABEL™ is a trademark of DATA I/O



simplification is actived by grouping the address bits into a set named Address. The lower-order ten address bits that are not used for the address decode are given "don't care" values in the address set. In this way, the designer indicates that the address in the overall design (that beyond the decoder) contains sixteen bits, but that bits 0-9 do not affect the decode of that address. This is opposed to simply defining the set as, Address = [A15,A14,A13,A12,A11,A10], which ignores the existence of the lower-order bits. Specifying all 16 address lines as members of the address set also allows full 16-bit comparisons of the address value against the ranges shown in table 1.

#### **Test Vectors**

In this design, the test vectors are a straightforward listing of the values that must appear on the output lines for specific address values. The address values are specified in hexadecimal notation on the left side of the "->"" symbol. Input to a design always appear on the left side

module m6809a

		CALL PAT PAGE
DRAM	0000-DFFF	10525 Willow
1/0	E000-E7FF	Redmond, W
ROM2	F000-F7FF	ST. St
ROM1	F800-FFFF	

Table 1. Address Ranges for 6809 Controller

of the test vectors. The expected outputs are specified to the right of the "->" symbol. The designer chose in this case to use the symbols H and L instead of the binary values 1 and 0 to describe the outputs. The correspondence between the symbols and the binary values was defined in the constant declaration section of the source file, just above the section labeled equations.

title '6809 memory decode Data I/O Corp Redmond WA 24 Feb 1984' Jean Designer s has noted and not manage would a ave UO9 super device "P14L4"; and a last noted have noted and and the old beby A15, A14, A13, A12, A11, A10 pin 1, 2, 3, 4, 5, 6; ROM1, IO, ROM2, DRAM pin 14, 15, 16, 17; Ho-paolxie & To The H, L, X = 1, 0, . X.; Address = [A15, A14, A13, A12, A11, A10, X, X]; i such equations and kis div reboot shame a = (Address ) = ^hE000) & (Address (= ^hE7FF); OI ! noek can also be nee = (Address ) = ^hF000) & (Address (= ^hF7FF); ! ROM2 = (Address ) = ^hF800); per per period of all notelume 1 and a ! ROM1 test vectors (Address -> [ROM1, ROM2, IO, DRAM]) ~h0000 -> [ H, н, н, applies the inputs contained in the test vector to it. н, Η, οσ and chacks the obtained outputs against the ^h4000 -> [ H, ~h8000 -> [ H, Н, Н, Linitia vectors. If the outputs of In-Lolin ni berlioega ecorti riotem fon ob nottslumia ~hC000 -> E н, н, Н, ^hE000 н, L, Н ];  $-\rangle$ Г н, Н ]; ^hE800 -> 1 н, н, н, ^hF000 н, Following are two designs described in the ; C, H -> Г Η, L, Н ]; ^hF800 -> Г Ly н, Η, end m6809a Figure 3. Source File: 6809 Memory Address Decoder 9-70

Monolithic

#### Seven-Segment Display Decoder

This display decoder decodes a four-bit binary number to display the decimal equivalent on a seven-segment LED display. The design incorporates the ABEL™ truth table format and is implemented on a RA5P8 PLE.



Figure 4. Block Diagram: Seven-Segment Display Decoder

#### **Design Specification**

Figure 4 shows a block diagram for the decoder design and a drawing of the display with each of the seven segments labeled to correspond to the decoder outputs. To light up any one of the segments, the corresponding line must be driven low. Four input lines D0-D3 are decoded to drive the correct output lines. The outputs are named *a*, *b*, *c*, *d*, *e*, *f*, and *g* corresponding to the display segments. All outputs are active low. An enable, *ena*, is provided. When *ena* is low, the decoder is enabled; when *ena* is high, all outputs are driven to high impedance.



Figure 5. Simplified Block Diagram: Seven-Segment Display Decoder

#### **Design Method**

Figures 5 and 6 show the simplified block diagram and the source file for the ABEL™ implementation of the display decoder. The FLAG statement is used to make sure that the programmer load file is in the Motorola Exorciser format. The binary inputs and the decoded outputs are grouped into the sets *bcd* and *led* to simplify notation. The constants *ON* 

and *OFF* are declared so that the design can be described in terms of turning a segment on or off. To turn a segment on, the appropriate line must be driven low, thus *ON* is declared as 0 and *OFF* as 1.

The design is described in two sections: an equations section and a truth table section. The decoding function is described with a truth table that specifies the outputs required for each combination of inputs. The first line of the truth table (the truth table header) names the inputs and outputs. In this example, the inputs are contained in the set named *bcd* and the outputs are in *led*. The body of the truth table defines the input-to-output function. Because the design decodes a number to a seven-segment display, values for *lcd* are expressed as decimal numbers, and values for *lcd* are expressed with the constants *ON* and *OFF* that were defined in the declarations section of the source file. This makes the truth table easy to read and understand; the incoming value is a number and the outputs are on and off signals to the LED.

The input and output values could have just as easily been described in another form. Take for example the line in the truth table:

#### 5 -> [ON,OFF,ON,ON,OFF,ON,ON]

This could have been written in the equivalent form:

[0,1,0,1] - > 36

In this second form, 5 was expressed as a set containing binary values, and the LED set was converted to decimal. (Remember that ONwas defined as 0 and OFF was defined as 1.) Either of the two forms is valid, but the first is more appropriate for this design. The first form can be read as, "the number five turns on the first segment, turns off the second,..." whereas the second form cannot be so easily translated into terms meaningful for this design.

#### Test Vectors

The test vectors for this design test the decoder outputs for the ten valid combinations of input bits. The enable is also tested by setting *ena* high for the different combinations. All outputs should be at high impedance whenever *ena* is high. If they are not, an error has occurred.

#### Summary

Two designs described with the ABEL<sup>™</sup> design language have been shown. The first design shows how Boolean equations with logical and relational operators are used to describe an address decoder. The second design shows how a truth table describes a seven-segment display decoder design for a PLE logic circuit. In both designs, test vectors were written to test the function of the design using ABEL<sup>™</sup>'s simulator. In addition to the Boolean equations and truth table shown in these examples, ABEL<sup>™</sup> features a state diagram structure. The state diagram allows the designer to fully describe state machines in terms of their states and state transitions.

Regardless of the method used to describe logic, ABEL™'s automatic logic reduction and simulation ensure that the design uses as few terms as possible and that it operates as the designer intended. The end results are savings in time, devices, board space, and money.






9-72



**CUPL** is the first software CAD tool designed especially for the support of all programmable logic devices (PLDs), including PALs and PROMs. It was developed specifically for YOU, the Hardware Design Engineer. Each feature of the CUPL language has been chosen to make using programmable logic easier and faster than conventional TTL logic design.

### MAJOR FEATURES OF CUPL

1. UNIVERSAL

- a. PRODUCT SUPPORT: CUPL supports products from every manufacturer of programmable logic. With CUPL you are free to use not only PALS, but also other programmable logic devices.
- b. PALASM CONVERSIONS: CUPL has a PALASM to CUPL language translator which allows for an easy conversion from your previous PALASM designs to CUPL.
- c. LOGIC PROGRAMMER COMPATIBILITY: CUPL produces a standard JEDEC download file and is compatible with any logic programmer that uses JEDEC files.

2. HIGH LEVEL LANGUAGE

High Level Language means that the software has features that allow you to work in terms that are more like the way you think than like the final PLD programming pattern. Examples of these are:

a. FLEXIBLE INPUT: CUPL gives the engineer complete freedom in entering logic descriptions for their design:

- EQUATIONS - TRUTH TABLES - STATE MACHINE SYNTAX

b. EXPRESSION SUBSTITUTION: This allows you to pick a name for an equation and then, rather than write the equation each time it is used, you need only use the name. CUPL will properly substitute the equation during the compile process.

rogramming an actual device. Not only can this save devices but i



2381 Zanker Rd., Suite 150, San Jose, CA 95131 (408) 942-8787 9-73 9

### CUPL<sup>™</sup> Universal Compiler for Programmable Logic

c. SHORTHAND FEATURES: Instead of writing out fully expanded equations CUPL provides various shorthand capabilities such as:

> - LIST NOTATION: Rather than [A7,A6,A5,A4,A3,A2,A1,A0] CUPL only requires [A7..0]

- BIT FIELDS: A group of bits may be assigned to a name, asin FIELD ADDR = [A7..0] Then ADDR may be used in other expressions

A15 & !A14 # - RANGE FUNCTION: Rather than Al5 & Al4 & !Al3 # A15 & A14 & A13 & !A12 CUPL only requires ADDR: [8000..EFFF]

- THE DISTRIBUTIVEPROPERTY: From Boolean Algebra, where A & (B # C) is replaced by A & B # A & C

- DeMORGAN'S THEOREM: From Boolean Algebra, where !(A & B) is replaced by !A # !B

3. SELF DOCUMENTING

CUPL provides a template file which provides a standard "fill-in-theblanks" documentation system that is uniform among all CUPL users. Also, CUPL allows for free form comments through out your work so there can be detailed explanations included in each part of the project.

4. ERROR CHECKING

CUPL includes a comprehensive error checking capability with detailed error messages designed to lead you to the source of the problem. 5. LOGIC REDUCTION

CUPL contains the fastest and most powerful minimizer offered for Programmable Logic equation reduction. The minimizer allows the choice of various levels of minimization ranging from just fitting into the target device to the absolute minimum.

equation and then, rather than write the equation and then, rather than write the squation of the second only use the name. Curl. NOITAJUMIZ .6

With CSIM, the CUPL Simulator, you can simulate your logic prior to programming an actual device. Not only can this save devices but it can help in debugging a system level problem.

Monolithic

9-74 (403) 18139 (403) 9-74 (403)

### 7. TEST VECTOR GENERATION

Once the stimulus/response function table information has been entered into the simulator, CSIM will verify the associated test vectors and append them to the JEDEC file for downloading to the logic programmer. The programmer will verify not only the fuse map, but also the functionality of the PLD, giving you added confidence in the operation of your custom part.

8. EXPANDABILITY could be added a second be been as all and seconds of the

CUPL is designed for growth so as new PALs and other devices are introduced you will be kept current with updated device libraries and product enhancements.

#### DESIGN EXAMPLE USING CUPL

In the following design example, a single PAL (or PROM) is used to replace four TTL packages on the interface card for an IBM-PC computer. The Prototype I/O Channel Interface Card, as supplied by IBM, uses four SSI packages to decode the ten bit I/O address and control the direction and enable for the bus buffer on the PCB. The PAL approach conserves real estate and also adds flexibility to decode not only the preassigned address, but the ability to change the board address to any location in the I/O map by merely replacing the programmable device.

1. CIRCUIT OPERATION

inactive AEN signals as follows:

The inputs to the decoding logic are the expansion bus addresses A0 thru A9. The logic compares the address on the expansion bus and asserts the "IO\_DECODE" signal when the correct address range of 3F0-3FF is seen. In addition, the "ENABLE" signal is also asserted if either the I/O READ or I/O WRITE signals are active during this time. The READ signal, which controls the direction of the data bus buffer, is asserted whenever I/O READ is active and AEN, the DMA Address enable signal is inactive. The AEN signal is negated when the microprocessor has control of the address bus and is generating an I/O cycle.

COPE will create a standard JSDEC output tile which is comparible with most logic programmers. A simple serial download link is all that is usually required to transfer the fuse information to the programmer. In addition, CUPI generates an extensive documentation file which adalate the designer in analyzing his/her design. Figure 2 shows a imall section of this file, illustrating such features as pin and variable names, product term ctilization, and other information.

Monolithic III Memories

- - ---- ----

marrier warney inal .

First, all device pins are assigned in the logic description file (see figure 1) using CUPL's pin declaration statements. Note the use of indexed variables for the address bus allows a simple assignment for pins 1 thru 8. The active polarity for input and output pins are made in these declarations, so the designer need only be concerned with the logic instead of voltage levels.

The address bus is assigned a name using the FIELD statement. This lets the designer then describe the desired address range with the single equation:

range = ioadr:[300..31F] ;

instead of the difficult to understand

LADY VIIAU SUIDAG DV

# range = a9 & a8 & !a7 & !a6 & !a5 ;

This range expression is then used in the output equation for IO\_DECODE and ENABLE. Since ENABLE may be asserted whenever IOR or IOW are true, the intermediate variable IOREQ is created to define this condition. The resultant CUPL equation for ENABLE is simply

\u00ed enable = range & ioreq ; d villide add dud see the beneficant epirem vd gam 0\ledu i notispol

Finally, the READ signal is created using the active IOR and the inactive AEN signals as follows:

The inputs to the decoding logic ate the sx ; and is not = base to the starts the

Note that for a device such as the PAL16L8 which has a fixed inverting buffer on all of its output pins, CUPL will automatically convert the logic equations when an output is desired to be active-level HI, as with the READ output above.

3. CUPL OUTPUT FILES OF A State of the best of the set of the set

CUPL will create a standard JEDEC output file which is compatible with most logic programmers. A simple serial download link is all that is usually required to transfer the fuse information to the programmer. In addition, CUPL generates an extensive documentation file which assists the designer in analyzing his/her design. Figure 2 shows a small section of this file, illustrating such features as pin and variable names, product term utilization, and other information.

9-76

CUPL™ Universal Compiler for Programmable Logic

```
FARTNO
                                                                       P90001234 ;
                                                                      02/14/850;8130 81818 9903
01; ASSIGGREG 951990

        NAME
        PCIO
        #38.5

        DATE
        02/14/850;01.0
        0.000

        REV
        01;
        #551000000

                                                 COMPANY Assisted Technology;
ASSEMBLY PC Proto Board :
                                                 ASSEMBLY PC Proto Board ;
LOCATION U2 ;
/* This device provides a one-chip I/O interface for an equivalent */
/* of the IBM-PC proto board. This logic description may be placed */
/* in either a PROM or PAL without alteration.
                                                                                                                                          */
/****
/* Allowable Target Device Types : PAL--> PAL16L8, PAL16P8 */
            PROM-> PLE12P4
                                                                                                                                                       */
/*
/** Inputs **/
PIN [1..8] = [a2..9] ; /* CPU Address bits 0 thru 9 */
PIN 11.03= Lac...33, /* DPO Hudress bits of that a supervised of the supervised of the
/** Outputs **/ -
PIN 12 = read ; /* Direction Control For Bus Buffer */
PIN 13 = !enable ; /* Enable For Bus Buffer */
                             = !io_decode ; /* Decoded I/O Strobe for On Board Use */
PIN 14
 /** Declarations and Intermediate Variable Definitions **/
 field icadr = [a9..2] ; /* Name the I/O Address Bus "icadr" */
 ioreq = ior # iow ; /* Define I/O Request */
range = ioadr:[300..31F] & !aen ; /* Decoded I/O Address Range and */
                                                                       /* not DMA cycle */
                                                                          61 50
/** Logic Equations **/
enable = range & ioreq ;
io_decode = range;
read = ior & !aen ;
```

/\* Change the intermediate variable "range" for other I/O Locations \*/

Figure 1.

## CUPL™ Universal Compiler for Programmable Logic

FolNameExtPinTypeUsedMaxa21V71a32V11a43V11a54V11a65V11a76V11a87V11a98V11aen9V27iodecode14V17ioreq0117ioreq0111ioreq0111iored0111iored0111iored0111iored0111iored0111iored0111iored0111iored0111iored0111iored0111iored0111iored0111iored0111iored011iored011iored011iored011iored011iored011	CUPL Device Partno Name Revisio Date Designe Company Assembl Locatic	n r Y tupe o	2.02a p1618 DL P90001234 PCIO 01 02/14/85 Kah1/Osan Assisted PC Proto 1 U2	IB-c-: n Techno Board	18-5 10-5 510gy	PARTNÖ NAME DATE DESIGNER COMPANY ASSEMPLY LOCATION			
Pol         Name         Ext         Pin         Type         Used         Max           a2         1         V         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -								e nentie	
PolNameExtPinTypeUsedMaxa21Va32Va43Va54Va65Va76Va87Va98Vaen9Venable13V27io-decode14V17io-decode14V17ioreq0I27ioreq111iodecodece14D1ioreq0I27iandce13D1iowce18D1iowce18D1iowce18D1iowce18D1iowce18D1iowce18D1iowce18D1iowce18D1iowce18D1iowce18D1iowce18D1iowce18D1iowce18D1iowce18Diow<	****				Symbo	1 ladie ========			
PolNameExtPinTypeUsedMaxa21Va32Va43Va54Va65Va76Va98Va98Vaen9Viodecode14V17iodecode14V17ioreq0Fioreq0I27range0I11ioredce13D1iowce14D11ioreqce14D11iowce18D11iowce18D11iowce18D11iowce18D11iowce18D11iowce18D11icwce18D11icwce18D11icwce18D11icwce18D11icwce18D11icwce18D1									
a2       1       V       -       -         a3       2       V       -       -         a4       3       V       -       -         a5       4       V       -       -         a6       5       V       -       -         a6       6       V       -       -         a7       6       V       -       -         a8       7       V       -       -         a9       8       7       -       -         ior       13       V       2       7         ior       0       F       -       -         range       0       I       1       -         read       ce       13       D       1       1         ior       ce       18       D       1       1         iow       ce       18       D       1	Pol	Name	(*************************************	xt	Pin	Type	Used	Max	
a2       1       V       -       -         a3       2       V       -       -         a4       3       V       -       -         a5       4       V       -       -         a5       4       V       -       -         a6       5       V       -       -         a7       6       V       -       -         a8       7       V       -       -         a9       8       V       -       -         aen       9       V       -       -         io_decode       14       V       1       7         ioadr       0       F       -       -         ior       0       F       -       -         ior       0       I       2       -         iow       18       V       -       -         read       0       I       1       -         iow       0e       13       D       1       1         iow       0e       18       D       1       1         iow       0e       18       D									
a2       1       V       -       -         a3       2       V       -       -         a4       3       V       -       -         a5       4       V       -       -         a6       5       V       -       -         a6       5       V       -       -         a7       6       V       -       -         a8       7       V       -       -         a9       8       V       -       -         aen       9       V       2       7         io_decode       14       V       1       7         ioadr       0       F       -       -         ior       17       V       -       -         range       0       I       2       -         read       12       V       2       7         enable       oe       13       D       1       1         iow       oe       13       D       1       1         iow       oe       12       D       1       1         iow       oe       12 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
a3       2       V       -       -         a5       3       V       -       -         a5       4       V       -       -         a6       5       V       -       -         a7       6       V       -       -         a8       7       V       -       -         a9       8       V       -       -         aen       9       V       -       -         enable       13       V       2       7         ioadr       0       F       -       -         ior       17       V       -       -         iow       18       V       -       -         range       0       I       1       -         read       0e       13       D       1       1         iow       0e       18       D       1       1         iow		a2			BUA USO	V	07.Sel =	- 58	
a4       3       V       -       -         a5       4       V       -       -         a6       5       V       -       -         a7       6       V       -       -         a8       7       V       -       -         a9       8       V       -       -         aen       9       V       -       -         iodecode       14       V       1       7         ioadr       0       F       -       -         ior       17       V       -       -         iow       18       V       -       -         range       0       I       1       -         read       12       V       2       7         enable       oe       13       D       1       1         iow       oe       18       D       1       1         iow       oe       18       D       1       1         iow       oe       12       D       1       1         iww       oe       18       D       1       1         i		aЗ			SEA AMO	V		-	
a5       4       V       -       -         a6       5       V       -       -         a7       6       V       -       -         a8       7       V       -       -         a9       8       V       -       -         aen       9       V       -       -         io_decode       14       V       1       7         ioadr       0       F       -       -         ior       17       V       -       -         ior       0       F       -       -         ior       18       V       -       -         range       0       I       1       -         read       12       V       2       7         iow       0e       13       D       1       1         io_decode       0e       14       D       1       1         iow       0e       13       D       1       1       1         iow       0e       18       D       1       1         iow       0e       18       D       1       1 <td></td> <td>a4</td> <td></td> <td></td> <td>3 011</td> <td>V</td> <td>-noi! =</td> <td>-</td> <td></td>		a4			3 011	V	-noi! =	-	
a6       5       V       -       -         a7       6       V       -       -         a8       7       V       -       -         a9       8       V       -       -         aen       9       V       -       -         emable       13       V       2       7         io_decode       14       V       1       7         ioadr       0       F       -       -         ior       17       V       -       -         ior       18       V       -       -         read       12       V       2       7         enable       ce       13       D       1       1         ior       ce       13       D       1       1         ior       ce       17       D       1       1         iow       oe       18       D       1       1         iow       oe       18       D       1       1         iow       oe       18       D       1       1         iow       ce       12       D       1		a500.			4. 0.1	V	-webit =		
a7       6       V       -       -         a8       7       V       -       -         a9       8       V       -       -         aen       9       V       -       -         enable       13       V       2       7         io_decode       14       V       1       7         ioadr       0       F       -       -         iordr       0       F       -       -         ioreq       0       I       2       -         iow       18       V       -       -         range       0       I       1       -         read       ce       13       D       1       1         ior       ce       13       D       1       1         iow       ce       13       D       1       1         ior       ce       17       D       1       1         iow       ce       18       D       1       1         iow       ce       12       D       1       1         iow       ce       12       D       1		a6			5	V	-	-	
a8       7       V       -       -         a9       8       V       -       -         enable       13       V       2       7         io_decode       14       V       1       7         io_decode       14       V       1       7         io_decode       14       V       1       7         ioadr       0       F       -       -         ior       17       V       -       -         ioreq       0       I       2       -         iow       18       V       -       -         read       12       V       2       7         enable       0e       13       D       1       1         iow       0e       13       D       1       1         iow       0e       18       D       1       1         iow       0e       18       D       1       1         iow       0e       18       D       1       1         iow       0e       12       D       1       1         iow       0e       12       D		a7			6	V		-etuo tol	
a9       8       V       -       -         enable       13       V       2       7         io_decode       14       V       1       7         ioadr       0       F       -       -         ioadr       0       F       -       -         ioadr       0       F       -       -         ioreq       0       I       2       -         iow       18       V       -       -         renable       0e       13       D       1       1         read       12       V       2       7         enable       0e       13       D       1       1         iow       0e       18       D       1       1         iow       0e       18       D       1       1         iow       0e       18       D       1       1         read       0e       12       D       1       1         iow       0e       18       D       1       1         ized       0e       12       D       1       1         read       0e		a8			7	V	-	-	
aen       9       V       -       -         enable       13       V       2       7         io_decode       14       V       1       7         ioadr       0       F       -       -         ioadr       0       F       -       -         ior       17       V       -       -         ioreq       0       I       2       -         iow       18       V       -       -         read       12       V       2       7         enable       oe       13       1       1         iodecode       oe       14       D       1       1         ior       oe       17       D       1       1         iow       oe       18       D       1       1         iow       oe       18       D       1       1         iow       oe       18       D       1       1         read       oe       12       D       1       1         iow       oe       18       D       1       1         read       oe       12		a9			8	V	-baen -	-	
!       enable       13       V       2       7         !       io_decode       14       V       1       7         ioadr       0       F       -       -         !       ior       17       V       -       -         !       ior       17       V       -       -         !       ior       18       V       -       -         range       0       I       1       -         read       02       V       2       7         enable       0e       13       D       1       1         io_decode       0e       14       D       1       1         iow       0e       18       D       1       1         iow       0e       18       D       1       1         iow       0e       18       D       1       1         read       0e       12       D       1       1         iow       0e       18       D       1       1         read       0e       12       D       1       1         read       0e       12		aen 📢			9	V	= ! Emable	-	
!       io_decode       14       V       1       7         ioadr       0       F       -       -         ior       17       V       -       -         ioreq       0       I       2       -         ioreq       0       I       2       -         ioreq       0       I       1       -         range       0       I       1       -         read       ce       13       D       1       1         io_decode       oe       14       D       1       1         io_decode       oe       13       D       1       1         iow       oe       18       D       1       1         iow       oe       18       D       1       1         iow       oe       18       D       1       1         read       oe       12       D       1       1         iww       var       Y: var       X: extended var       X: extended var         U:       undefined       Y: var       X: extended var       X:         N:       node       M: extended node       Figur	d Use 4	enable			13	V. sboo	- 1 to Se	7	
ioadr       0       F       -       -         ior       17       V       -       -         ioreq       0       I       2       -         iow       18       V       -       -         range       0       I       1       -         read       12       V       2       7         enable       oe       13       D       1       1         ior       oe       14       D       1       1         ior       oe       18       D       1       1         ior       oe       14       D       1       1         ior       oe       18       D       1       1         iow       oe       18       D       1       1         iow       oe       18       D       1       1         read       oe       12       D       1       1         v:       undefined       V:       var       X:       extended var         N:       node       M:       extended       node       Figure 2.	!	io_deco	ode		14	V	1	7	
<pre>ior 17 V ioreq 0 I 2 - iow 18 V ioreq 0 I 1 2 - iow 18 V ioread 12 V 2 7 enable oe 13 D I I ior iodecode oe 14 D I I ior iow oe 18 D I I ior iow oe 18 D I I ioread oe 12 D I I I ioread oe I2 D I I I</pre>		ioadr			2	F		-	
<pre>ioreq @ I 2 - iow 18 V range @ I 1 - read 2 V 2 7 enable oe 13 D 1 1 io_decode oe 14 D 1 1 ior oe 17 D 1 1 iow oe 18 D 1 1 read oe 12 D 1 1 </pre>	!	ior			17	Vennedin	ns and I	offanatio	
<pre>! iow 18 V range 0 I 1 1 - read 12 V 2 7 enable 0e 13 D 1 1 io_decode 0e 14 D 1 1 ior 0e 17 D 1 1 iow 0e 18 D 1 1 read 0e 12 D 1 1 </pre>		ioreq			2	I	2	-	
range 0 I 1 1 - read 12 V 2 7 enable oe 13 D 1 1 io_decode oe 14 D 1 1 ior oe 17 D 1 1 iow oe 18 D 1 1 read oe 12 D 1 1 LEGEND D: default var F: field I: intermediate var U: undefined V: var X: extended var N: node M: extended node Figure 2.	!	iow			18	Y	Cses)	F HOSOI	
read 12 V 2 7 enable oe 13 D 1 1 io_decode oe 14 D 1 1 ior oe 17 D 1 1 iow oe 18 D 1 1 read oe 12 D 1 1 LEGEND D: default var F: field I: intermediate var U: undefined V: var X: extended var N: node M: extended node Figure 2.		range			0	I	1		
enable oe 13 D 1 1 io_decode oe 14 D 1 1 ior oe 17 D 1 1 iow oe 18 D 1 1 read oe 12 D 1 1 LEGEND D: default var F: field I: intermediate var U: undefined V: var X: extended var N: node M: extended node Figure 2.		read			12	V	2 . Not	7	
<pre>io_decode oe 14 D 1 1 ior oe 17 D 1 1 iow oe 18 D 1 1 read oe 12 D 1 1 LEGEND D: default var F: field I: intermediate var U: undefined V: var X: extended var N: node M: extended node Figure 2.</pre>		enable	0	E)	13	D	1	1	
<pre>ior oe 17 D 1 1 iow oe 18 D 1 1 read oe 12 D 1 1 LEGEND D: default var F: field I: intermediate var U: undefined V: var X: extended var N: node M: extended node Figure 2.</pre>		io_deco	ode ha di o	Paboos	14	D	131. 0083	: losai =	
iow oe 18 D 1 1 read oe 12 D 1 1 LEGEND D: default var F: field I: intermediate var U: undefined V: var X: extended var N: node M: extended node Figure 2.		ior	Peyele #/	et Dre	17	D	1	1	
read oe 12 D 1 1 LEGEND D: default var F: field I: intermediate var U: undefined V: var X: extended var N: node M: extended node Figure 2.		iow	0	e	18	D	1	1	
LEGEND D : default var F : field I : intermediate var U : undefined V : var X : extended var N : node M : extended node Figure 2.		read	0	9	12	D	1 <sub>2no1</sub> ts	op <sup>1</sup> 3 oigo.	
	LEGEND	D : 0 U : 0 N : 7	default var Indefined Node	F : V : M :	: field : var : extende Figure 2.	I : in X : ex ed node	termedia tended v	te var ar	
									¢

### CUPL-GTS

### DRAW LOGIC SCHEMATICS FOR PAL DESIGNS!

In recent years, programs like CUPL and ABEL have become available to provide high level language support for PAL designs. These languages allow the designer to represent a PAL function in terms of high-level equations, truth tables or state machines. All of these logic description formats are non-graphical in nature and require a good working knowledge of the computer they run on.

Many hardware designers, however, are most comfortable with the traditional logic schematic and have historically had little reason to use a computer in the design process. Use of a highlevel PAL design language presents most of us with a variety of simultaneous unknowns:

1. The computer and its operating system.

 The full screen editor necessary to create the logic description file.

3. The logic compiler or assembler language syntax.

4. Boolean algebra theory.

5. PAL architectures.

Where this combination places an unnecessary burden on the designer, an alternative is now available.

CUPL-GTS is a powerful combination of hardware and software which turns an IBM-PC type computer into a programmable logic workstation which allows the user to draw logic schematics for the function of a PAL. A basic premise in creating CUPL-GTS was to provide a friendly environment where the user is isolated from the traditional keyboard as much as possible. To this end, virtually all functions can be actuated with one button by way of the mouse and a series of pop-up menus which ease the user's task. An area is provided at the top of the CUPL-GTS screen for prompting the user regarding the next operation in a command sequence. Highlighting of various elements on the screen is coordinated with these prompts to enhance their effectiveness. For the most part, the user need only utilize the conventional keyboard for defining symbolic names for wires, pins, objects, and files.

An on-screen HELP facility is provided to aid the user with CUPL-GTS commands. In addition to the basic set of object types which can be easily picked from a pop-up menu, the ability to call up macro-objects is also provided. These macro-objects have been previously drawn using CUPL-GTS and stored away on the disk under their own symbolic name. After a logic schematic has been entered, the user may quickly check to see if the design fits in a specific PAL. This is done by selecting the "Translate to PLD" command from the main menu which automatically invokes the GTS translation programs. These programs run in an on-screen window which overlays the graphical information, providing feedback in the form of error messages displayed in this window. Following the automatic execution of these programs, the cursor is returned to the user who can then continue to work in the graphics environment without ever having fully left. In this way many errors can be quickly determined and remedied without ever having to let go of the mouse.

When the user wishes a hard copy version of a design, the print command from the main menu may be selected. This causes the GTS print program to execute in an on-screen window according to the printer configuration file (PRINTCAP) which is stored on the disk. The PRINTCAP file allows the user to configure the GTS print function for any dot matrix printer they might have.

Often a logic description not fit in a particular PAL due to a logic capacity (product-term) limitation. When this occurs, the universal capability of CUPL-GTS will easily allow the user to try placing this same logic in a different PAL of similar architecture.

Since CUPL-GTS incorporates CUPL the high level language in its internal operation, it also benefits from CUPL's powerful "Quine Procedure" logic minimizer. This is especially advantageous for CUPL-GTS as logic descriptions showing many levels of gates can be very deceptive in their ability to consume the logic capacity of a PAL. The presence of the logic minimizer can eliminate unnecessary and redundant logical functions, and maximizes the probability that a design will fit in a target PAL.

Also included with CUPL-GTS is the CUPL simulator, CSIM, which allows the user to simulate a logic design prior to physically creating a programmed PAL. Not only can this save devices, but it can help significantly in debugging a system level problem.

CUPL-GTS is desinged for growth and expandability. As new programmable logic devices are introduced users will be kept current with updated device libraries and product enhancements.

Most of us first use PAL devices to replace TTL in order to shrink a design and/or add functionality. The following example shows how the simple I/O decoder design previously discussed would appear on the CUPL-GTS screen prior to translation to a PAL16L8, PAL16P8 or PLE12P4.

An on-screen HELP facility is provided to aid the user with CUPL-GTS commands. In addition to the basic set of object types which can be easily picked from a pop-up menu, the ability to call up matro-objects is also provided. These matro-objects have been previously drawn using CUPL-GTS and stored away on the disk ander CUPL™ Universal Compiler for Programmable Logic



A CUPL-GTS Design Screen

9

Monolithic III Memories





A CUPL-G75 Design Scheen